summaryrefslogtreecommitdiffstats
path: root/arch/x86/include/asm
AgeCommit message (Expand)AuthorFilesLines
2020-10-07x86/platform/uv: Update for UV5 NMI MMR changesMike Travis1-13/+0
2020-10-07x86/platform/uv: Update UV5 TSC checkingMike Travis1-1/+1
2020-10-07x86/platform/uv: Add and decode Arch Type in UVsystabMike Travis1-3/+13
2020-10-07x86/platform/uv: Add UV5 direct referencesMike Travis1-16/+33
2020-10-07x86/platform/uv: Update UV MMRs for UV5Mike Travis2-3261/+3791
2020-10-07x86/platform/uv: Remove SCIR MMR references for UV systemsMike Travis1-40/+3
2020-10-07x86/platform/uv: Remove UV BAU TLB Shootdown HandlerMike Travis3-762/+1
2020-10-06x86, powerpc: Rename memcpy_mcsafe() to copy_mc_to_{user, kernel}()Dan Williams6-127/+93
2020-10-06dma-mapping: move dma-debug.h to kernel/dma/Christoph Hellwig1-1/+0
2020-10-06dma-mapping: merge <linux/dma-contiguous.h> into <linux/dma-map-ops.h>Christoph Hellwig1-1/+0
2020-10-05Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netDavid S. Miller2-9/+62
2020-10-02x86: Support Generic Initiator only proximity domainsJonathan Cameron1-0/+2
2020-10-01x86/asm: Replace __force_order with a memory clobberArvind Sankar1-13/+15
2020-09-28x86: Use tracepoint_enabled() for msr tracepoints instead of open coding itSteven Rostedt (VMware)1-11/+9
2020-09-28KVM: x86: rename KVM_REQ_GET_VMCS12_PAGESPaolo Bonzini1-2/+2
2020-09-28KVM: x86: Introduce MSR filteringAlexander Graf1-0/+14
2020-09-28KVM: x86: Add infrastructure for MSR filteringAlexander Graf1-0/+1
2020-09-28KVM: x86: Allow deflecting unknown MSR accesses to user spaceAlexander Graf1-0/+3
2020-09-28KVM: x86: Rename "shared_msrs" to "user_return_msrs"Sean Christopherson1-2/+2
2020-09-28KVM: x86: Add intr/vectoring info and error code to kvm_exit tracepointSean Christopherson1-1/+6
2020-09-28KVM: VMX: Rename RDTSCP secondary exec control name to insert "ENABLE"Sean Christopherson1-1/+1
2020-09-28KVM: x86: Add kvm_x86_ops hook to short circuit emulationSean Christopherson1-1/+1
2020-09-28KVM: SVM: Add new intercept word in vmcb_control_areaBabu Moger1-0/+7
2020-09-28KVM: SVM: Modify 64 bit intercept field to two 32 bit vectorsBabu Moger1-7/+7
2020-09-28KVM: SVM: Modify intercept_exceptions to generic interceptsBabu Moger1-1/+4
2020-09-28KVM: SVM: Change intercept_dr to generic interceptsBabu Moger1-18/+18
2020-09-28KVM: SVM: Change intercept_cr to generic interceptsBabu Moger1-10/+13
2020-09-28KVM: SVM: Introduce vmcb_(set_intercept/clr_intercept/_is_intercept)Babu Moger1-0/+9
2020-09-28x86/hyperv: Remove aliases with X64 in their nameJoseph Salisbury1-33/+0
2020-09-27x86/hyperv: Remove aliases with X64 in their nameJoseph Salisbury1-33/+0
2020-09-23Merge git://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpf-nextDavid S. Miller1-8/+8
2020-09-22x86/irq: Make run_on_irqstack_cond() typesafeThomas Gleixner2-9/+62
2020-09-20Merge tag 'x86_urgent_for_v5.9_rc6' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+19
2020-09-18x86/cpu: Add hardware-enforced cache coherency as a CPUID featureKrish Sadhukhan1-1/+1
2020-09-18x86/unwind/fp: Fix FP unwinding in ret_from_forkJosh Poimboeuf1-0/+19
2020-09-17bpf, x64: use %rcx instead of %rax for tail call retpolinesMaciej Fijalkowski1-8/+8
2020-09-17x86/mmu: Allocate/free a PASIDFenghua Yu2-0/+19
2020-09-17x86/cpufeatures: Mark ENQCMD as disabled when configured outFenghua Yu1-1/+8
2020-09-17x86/msr-index: Define an IA32_PASID MSRFenghua Yu1-0/+3
2020-09-17x86/fpu/xstate: Add supervisor PASID state for ENQCMDYu-cheng Yu2-2/+11
2020-09-17x86/cpufeatures: Enumerate ENQCMD and ENQCMDS instructionsFenghua Yu1-0/+1
2020-09-17compat: add a compat_need_64bit_alignment_fixup() helperChristoph Hellwig1-0/+1
2020-09-17compat: lift compat_s64 and compat_u64 to <asm-generic/compat.h>Christoph Hellwig1-2/+0
2020-09-16ACPI: processor: Use CPUIDLE_FLAG_TLB_FLUSHEDPeter Zijlstra1-2/+0
2020-09-16x86/irq: Make most MSI ops XEN privateThomas Gleixner1-2/+0
2020-09-16x86/irq: Cleanup the arch_*_msi_irqs() leftoversThomas Gleixner2-12/+0
2020-09-16x86/pci: Set default irq domain in pcibios_add_device()Thomas Gleixner1-0/+2
2020-09-16x86/irq: Initialize PCI/MSI domain at PCI init timeThomas Gleixner2-2/+7
2020-09-16x86/pci: Reducde #ifdeffery in PCI init codeThomas Gleixner1-0/+11
2020-09-16x86/msi: Use generic MSI domain opsThomas Gleixner1-2/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-17 05:29:58 +0000