index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
kernel
/
entry.S
Age
Commit message (
Expand
)
Author
Files
Lines
2022-04-26
riscv: compat: syscall: Add entry.S implementation
Guo Ren
1
-2
/
+16
2022-03-25
Merge tag 'riscv-for-linus-5.18-mw0' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
1
-0
/
+4
2022-03-22
RISC-V: Add support for restartable sequence
Vincent Chen
1
-0
/
+4
2022-02-24
riscv: fix oops caused by irqsoff latency tracer
Changbin Du
1
-5
/
+5
2021-11-01
Merge tag 'cpu-to-thread_info-v5.16-rc1' of git://git.kernel.org/pub/scm/linu...
Linus Torvalds
1
-5
/
+0
2021-10-26
irq: riscv: perform irqentry in entry code
Mark Rutland
1
-2
/
+1
2021-09-30
riscv: rely on core code to keep thread_info::cpu updated
Ard Biesheuvel
1
-5
/
+0
2021-07-06
riscv: add VMAP_STACK overflow detection
Tong Tiangen
1
-0
/
+108
2021-05-06
Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
1
-2
/
+4
2021-04-26
riscv: sifive: Apply errata "cip-453" patch
Vincent Chen
1
-2
/
+4
2021-04-15
riscv: keep interrupts disabled for BREAKPOINT exception
Jisheng Zhang
1
-0
/
+3
2021-04-01
riscv,entry: fix misaligned base for excp_vect_table
Zihao Yu
1
-0
/
+1
2021-01-12
riscv: Trace irq on only interrupt is enabled
Atish Patra
1
-3
/
+3
2021-01-07
riscv: Enable interrupts during syscalls with M-Mode
Damien Le Moal
1
-0
/
+9
2021-01-07
riscv: return -ENOSYS for syscall -1
Andreas Schwab
1
-8
/
+1
2020-07-30
riscv: Cleanup unnecessary define in asm-offset.c
Guo Ren
1
-5
/
+1
2020-07-30
riscv: Enable context tracking
Greentime Hu
1
-1
/
+15
2020-07-30
riscv: Enable LOCKDEP_SUPPORT & fixup TRACE_IRQFLAGS_SUPPORT
Guo Ren
1
-1
/
+33
2020-06-09
RISC-V: Remove do_IRQ() function
Anup Patel
1
-1
/
+3
2020-04-09
Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...
Linus Torvalds
1
-82
/
+61
2020-03-05
riscv: fix seccomp reject syscall code path
Tycho Andersen
1
-8
/
+3
2020-03-03
RISC-V: Inline the assembly register save/restore macros
Palmer Dabbelt
1
-82
/
+61
2020-01-28
Merge branch 'sched-core-for-linus' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
1
-2
/
+2
2019-12-27
riscv: reject invalid syscalls below -1
David Abdurachmanov
1
-0
/
+1
2019-12-08
sched/rt, riscv: Use CONFIG_PREEMPTION
Thomas Gleixner
1
-2
/
+2
2019-11-22
Merge branch 'next/nommu' into for-next
Paul Walmsley
1
-31
/
+54
2019-11-17
riscv: add nommu support
Christoph Hellwig
1
-0
/
+11
2019-11-05
riscv: abstract out CSR names for supervisor vs machine mode
Christoph Hellwig
1
-31
/
+43
2019-10-29
riscv: add support for SECCOMP and SECCOMP_FILTER
David Abdurachmanov
1
-2
/
+25
2019-10-09
RISC-V: entry: Remove unneeded need_resched() loop
Valentin Schneider
1
-2
/
+1
2019-10-01
RISC-V: Clear load reservations while restoring hart contexts
Palmer Dabbelt
1
-1
/
+20
2019-09-20
riscv: Avoid interrupts being erroneously enabled in handle_exception()
Vincent Chen
1
-1
/
+5
2019-08-30
riscv: Using CSR numbers to access CSRs
Bin Meng
1
-3
/
+3
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286
Thomas Gleixner
1
-9
/
+1
2019-05-16
RISC-V: Access CSRs using CSR numbers
Anup Patel
1
-11
/
+11
2019-01-23
RISC-V: Add _TIF_NEED_RESCHED check for kernel thread when CONFIG_PREEMPT=y
Vincent Chen
1
-1
/
+17
2019-01-07
riscv: add audit support
David Abdurachmanov
1
-2
/
+2
2018-10-22
RISC-V: SMP cleanup and new features
Palmer Dabbelt
1
-1
/
+0
2018-10-22
RISC-V: No need to pass scause as arg to do_IRQ()
Anup Patel
1
-1
/
+0
2018-10-22
Extract FPU context operations from entry.S
Alan Kao
1
-87
/
+0
2018-08-13
RISC-V: implement low-level interrupt handling
Christoph Hellwig
1
-2
/
+2
2018-03-14
RISC-V: Move to the new GENERIC_IRQ_MULTI_HANDLER handler
Palmer Dabbelt
1
-4
/
+3
2018-02-20
RISC-V: Enable IRQ during exception handling
zongbox@gmail.com
1
-2
/
+3
2018-01-30
riscv: disable SUM in the exception handler
Christoph Hellwig
1
-3
/
+6
2018-01-07
riscv: rename SR_* constants to match the spec
Christoph Hellwig
1
-4
/
+4
2017-09-26
RISC-V: Task implementation
Palmer Dabbelt
1
-0
/
+464