summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include
AgeCommit message (Expand)AuthorFilesLines
2018-02-07Merge tag 'riscv-for-linus-4.16-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds6-28/+35
2018-02-01Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-1/+0
2018-01-31Merge tag 'dma-mapping-4.16' of git://git.infradead.org/users/hch/dma-mappingLinus Torvalds2-38/+1
2018-01-30riscv: inline set_pgdir into its only callerChristoph Hellwig1-11/+6
2018-01-30riscv: rename sptbr to satpChristoph Hellwig2-8/+13
2018-01-30riscv: remove the unused current_pgdir functionChristoph Hellwig1-5/+0
2018-01-30RISC-V: Limit the scope of TLB shootdownsAndrew Waterman1-8/+12
2018-01-30riscv: remove unused __ARCH_HAVE_MMU defineTobias Klauser1-1/+0
2018-01-30riscv/ftrace: Add basic supportAlan Kao2-1/+10
2018-01-29Merge tag 'init_task-20180117' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds1-2/+0
2018-01-15dma-mapping: provide a generic asm/dma-mapping.hChristoph Hellwig2-30/+1
2018-01-09Construct init thread stack in the linker script rather than by unionDavid Howells1-2/+0
2018-01-09riscv: remove the unused dma_capable helperChristoph Hellwig1-8/+0
2018-01-07riscv: rename SR_* constants to match the specChristoph Hellwig3-10/+10
2018-01-07riscv: remove CONFIG_MMU ifdefsChristoph Hellwig4-24/+0
2018-01-07RISC-V: Make __NR_riscv_flush_icache visible to userspacePalmer Dabbelt3-28/+27
2018-01-03arch: Remove clkdev.h asm-generic from KbuildStephen Boyd1-1/+0
2017-12-11RISC-V: Resurrect smp_mb__after_spinlock()Palmer Dabbelt1-0/+19
2017-12-05bpf: correct broken uapi for BPF_PROG_TYPE_PERF_EVENT program typeHendrik Brueckner1-0/+1
2017-12-01RISC-V: Fixes for clean allmodconfig buildPalmer Dabbelt6-17/+22
2017-12-01RISC-V: __io_writes should respect the length argumentPalmer Dabbelt1-1/+1
2017-12-01RISC-V: User-Visible ChangesPalmer Dabbelt7-30/+140
2017-12-01RISC-V: __io_writes should respect the length argumentPalmer Dabbelt1-1/+1
2017-11-30RISC-V: Allow userspace to flush the instruction cacheAndrew Waterman3-0/+38
2017-11-30RISC-V: Flush I$ when making a dirty page executableAndrew Waterman5-30/+102
2017-11-30RISC-V: Add missing includeOlof Johansson1-0/+1
2017-11-30RISC-V: Use define for get_cycles like other architecturesOlof Johansson1-1/+2
2017-11-30RISC-V: io.h: type fixes for warningsOlof Johansson1-7/+9
2017-11-30RISC-V: use RISCV_{INT,SHORT} instead of {INT,SHORT} for asm macrosOlof Johansson2-9/+9
2017-11-30RISC-V: use generic serial.hOlof Johansson1-0/+1
2017-11-28RISC-V: remove spin_unlock_wait()Palmer Dabbelt1-9/+0
2017-11-28RISC-V: `sfence.vma` orderes the instruction cachePalmer Dabbelt1-1/+4
2017-11-28RISC-V: Add READ_ONCE in arch_spin_is_locked()Palmer Dabbelt1-1/+1
2017-11-28RISC-V: __test_and_op_bit_ord should be strongly orderedPalmer Dabbelt1-1/+1
2017-11-28RISC-V: Remove smb_mb__{before,after}_spinlock()Palmer Dabbelt1-8/+0
2017-11-28RISC-V: Remove __smp_bp__{before,after}_atomicPalmer Dabbelt1-15/+0
2017-11-28RISC-V: Comment on why {,cmp}xchg is ordered how it isPalmer Dabbelt1-2/+7
2017-11-28RISC-V: Remove unused arguments from ATOMIC_OPPalmer Dabbelt1-47/+47
2017-11-15Merge tag 'riscv-for-linus-4.15-arch-v9-premerge' of git://git.kernel.org/pub...Linus Torvalds58-0/+4916
2017-09-26RISC-V: Build InfrastructurePalmer Dabbelt1-0/+61
2017-09-26RISC-V: User-facing APIPalmer Dabbelt15-0/+710
2017-09-26RISC-V: Paging and MMUPalmer Dabbelt7-0/+910
2017-09-26RISC-V: Device, timer, IRQs, and the SBIPalmer Dabbelt7-0/+364
2017-09-26RISC-V: Task implementationPalmer Dabbelt6-0/+328
2017-09-26RISC-V: ELF and module implementationPalmer Dabbelt3-0/+150
2017-09-26RISC-V: Generic library routines and assemblyPalmer Dabbelt6-0/+822
2017-09-26RISC-V: Atomic and Locking CodePalmer Dabbelt10-0/+1423
2017-09-26RISC-V: Init and Halt CodePalmer Dabbelt3-0/+162