summaryrefslogtreecommitdiffstats
path: root/arch/mips
AgeCommit message (Expand)AuthorFilesLines
2020-06-03Merge tag 'mips_5.8' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/linuxLinus Torvalds320-13161/+4205
2020-06-02Merge tag 'for-5.8/drivers-2020-06-01' of git://git.kernel.dk/linux-blockLinus Torvalds2-8/+8
2020-06-01Merge branch 'from-miklos' of git://git.kernel.org/pub/scm/linux/kernel/git/v...Linus Torvalds3-0/+3
2020-06-01Merge branch 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git/herbert...Linus Torvalds1-1/+0
2020-05-31MIPS: ralink: drop ralink_clk_init for mt7621Chuanhong Guo1-43/+0
2020-05-31MIPS: ralink: bootrom: mark a function as __init to save some memoryChristophe JAILLET1-1/+1
2020-05-31MIPS: Loongson64: Reorder CPUCFG model match armsWANG Xuerui1-16/+16
2020-05-31MIPS: Expose Loongson CPUCFG availability via HWCAPWANG Xuerui2-1/+9
2020-05-31MIPS: Loongson64: Guard against future cores without CPUCFGWANG Xuerui3-17/+35
2020-05-30MIPS: Fix build warning about "PTR_STR" redefinitionThomas Bogendoerfer4-779/+781
2020-05-28MIPS: Loongson64: Remove not used pci.cTiezhu Yang1-49/+0
2020-05-28MIPS: Loongson64: Define PCI_IOBASEJiaxun Yang2-2/+48
2020-05-28MIPS: CPU_LOONGSON2EF need software to maintain cache consistencyLichao Liu1-0/+1
2020-05-28MIPS: DTS: Fix build errors used with various configsTiezhu Yang1-0/+2
2020-05-27MIPS: Loongson64: select NO_EXCEPT_FILLJiaxun Yang1-0/+1
2020-05-27MIPS: Fix IRQ tracing when call handle_fpe() and handle_msa_fpe()YuanJunQing1-3/+3
2020-05-27MIPS: mm: add page valid judgement in function pte_modifyBibo Mao1-2/+5
2020-05-27mm/memory.c: Add memory read privilege on page fault handlingBibo Mao1-0/+2
2020-05-27mm/memory.c: Update local TLB if PTE entry existsBibo Mao1-0/+23
2020-05-27MIPS: Do not flush tlb page when updating PTE entryBibo Mao1-0/+5
2020-05-27MIPS: ingenic: Default to a generic boardPaul Cercueil1-1/+8
2020-05-27MIPS: ingenic: Add support for GCW Zero prototypePaul Cercueil1-0/+13
2020-05-27MIPS: ingenic: DTS: Add memory info of GCW ZeroPaul Cercueil1-0/+6
2020-05-27MIPS: Loongson64: Switch to generic PCI driverJiaxun Yang6-189/+31
2020-05-27MIPS: DTS: Loongson64: Add PCI Controller NodeJiaxun Yang1-0/+12
2020-05-27MIPS: BCM63xx: fix 6328 boot selection bitÁlvaro Fernández Rojas1-2/+2
2020-05-25MIPS: BCM63XX: fix BCM6358 GPIO countDaniel González Cabanelas1-3/+3
2020-05-24MIPS: tools: Fix resource leak in elf-entry.cKaige Li1-1/+8
2020-05-24MIPS: SGI-IP30: Reorder the macros in war.hJoshua Kinard1-3/+2
2020-05-24MIPS: emulate CPUCFG instruction on older Loongson64 coresWANG Xuerui7-0/+356
2020-05-24MIPS: Tidy up CP0.Config6 bits definitionHuacai Chen3-21/+32
2020-05-24MIPS: DTS: Only build subdir of current platformTiezhu Yang1-14/+14
2020-05-24MIPS: Fix exception handler memcpy()Ben Hutchings4-12/+12
2020-05-22mips: cevt-r4k: Update the r4k-clockevent frequency in sync with CPUSerge Semin1-0/+44
2020-05-22mips: csrc-r4k: Mark R4K timer as unstable if CPU freq changesSerge Semin2-0/+41
2020-05-22mips: Add udelay lpj numbers adjustmentSerge Semin1-0/+70
2020-05-22mips: Add CPS_NS16550_WIDTH configSerge Semin2-2/+26
2020-05-22mips: Add CONFIG/CONFIG6/Cause reg fields macroSerge Semin2-2/+21
2020-05-22mips: Add CP0 Write Merge config supportSerge Semin4-1/+62
2020-05-22mips: Fix cpu_has_mips64r1/2 activation for MIPS32 CPUsSerge Semin1-2/+4
2020-05-22mips: Add MIPS Warrior P5600 supportSerge Semin3-5/+35
2020-05-22mips: Add MIPS Release 5 supportSerge Semin21-57/+163
2020-05-21mips: MAAR: Use more precise address maskSerge Semin1-1/+1
2020-05-21MIPS: SGI-IP27: Remove not used definition TICK_SIZE in ip27-timer.cTiezhu Yang1-2/+0
2020-05-20MIPS: ingenic: Add missing includePaul Cercueil1-0/+1
2020-05-20MIPS: SGI-IP27: Remove not used includes and comment in ip27-timer.cTiezhu Yang1-5/+0
2020-05-19mips: MAAR: Add XPA mode supportSerge Semin3-3/+32
2020-05-19MIPS: Remove useless parameter of bootcmdline_init()Zhi Li1-2/+2
2020-05-19MIPS: SGI-IP27: Remove duplicated include in ip27-timer.cTiezhu Yang1-2/+0
2020-05-18MIPS: SGI-IP30: Remove R5432_CP0_INTERRUPT_WAR from war.hJoshua Kinard1-1/+0