summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
AgeCommit message (Expand)AuthorFilesLines
2006-01-10MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle1-2/+2
2005-12-12[PATCH] mips: setup_zero_pages count 1Hugh Dickins1-2/+2
2005-12-01[MIPS] Use reset_page_mapcount to initialize empty_zero_page usage counter.Ralf Baechle1-1/+1
2005-10-29[PATCH] mm: init_mm without ptlockHugh Dickins1-3/+1
2005-10-29SB1 cache exception handling.Andrew Isaacson2-8/+51
2005-10-29Add support for SB1A CPU.Andrew Isaacson1-0/+1
2005-10-29Fix zero length sys_cacheflushAtsushi Nemoto1-0/+2
2005-10-29Rename page argument of flush_cache_page to something more descriptive.Ralf Baechle1-16/+17
2005-10-29Fix wrong comment.Ralf Baechle1-1/+1
2005-10-29Fixup a few lose ends in explicit support for MIPS R1/R2.Ralf Baechle1-2/+2
2005-10-29Don't copy SB1 cache error handler to uncached memory.Ralf Baechle1-1/+0
2005-10-29Fix stale comment in c-sb1.c.Andrew Isaacson1-1/+1
2005-10-29Cleanup the mess in cpu_cache_init.Ralf Baechle5-54/+44
2005-10-29Use R4000 TLB routines for SB1 also.Ralf Baechle2-386/+1
2005-10-29Sync c-tx39.c with c-r4k.c.Atsushi Nemoto1-4/+5
2005-10-29Add/Fix missing bit of R4600 hit cacheop workaround.Thiemo Seufer2-1/+2
2005-10-29Minor code cleanup.Thiemo Seufer1-15/+15
2005-10-29R4600 v2.0 needs a nop before tlbp.Thiemo Seufer1-0/+2
2005-10-29Don't set up a sg dma address if we have no page address for some reason.Thiemo Seufer1-38/+8
2005-10-29More .set push/pop.Thiemo Seufer1-2/+2
2005-10-29Let r4600 PRID detection match only legacy CPUs, cleanups.Thiemo Seufer2-7/+10
2005-10-29Handle mtc0 - tlb write hazard for VR5432.Ralf Baechle1-0/+1
2005-10-29Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle4-29/+13
2005-10-29Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov1-0/+1
2005-10-29More AP / SP bits for the 34K, the Malta bits and things. Still wantsRalf Baechle2-5/+3
2005-10-29Mark a few variables __read_mostly.Ralf Baechle1-1/+7
2005-10-29MIPS R2 instruction hazard handling.Ralf Baechle1-0/+1
2005-10-29Detect the 34K.Ralf Baechle1-0/+1
2005-10-29Define kmap_atomic_pfn() for MIPS.Ralf Baechle1-0/+19
2005-10-29Date: Fri Jul 8 20:10:17 2005 +0000Ralf Baechle1-1/+1
2005-10-29Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.Ralf Baechle4-6/+6
2005-10-29Avoid tlbw* hazards for the R4600/R4700/R5000.Maciej W. Rozycki1-1/+6
2005-10-29Inline ioremap() calls for constant addresses that map to KSEG1.Maciej W. Rozycki1-12/+3
2005-10-29Fix the diagnostic dump for the XTLB refill handler.Maciej W. Rozycki1-1/+8
2005-10-29Fix a diagnostic message.Maciej W. Rozycki1-1/+1
2005-10-29Use macros for the RM7k cp0.config bits instead of magic numbers.Maciej W. Rozycki1-9/+9
2005-10-29Optimize R3k TLB Load/Store/Modified handlers, by schedulingMaciej W. Rozycki1-40/+30
2005-10-29Fill R3k load delay slots properly.Maciej W. Rozycki1-0/+3
2005-10-29Only dump instructions actually emitted.Maciej W. Rozycki1-7/+7
2005-10-29Handle _PAGE_DIRTY correctly for CONFIG_64BIT_PHYS_ADDR on 32bit CPUs.Thiemo Seufer1-23/+29
2005-10-29Better interface to run uncached cache setup code.Thiemo Seufer2-25/+10
2005-10-29Arrested for multiple offences of header file inclusion.Ralf Baechle1-1/+1
2005-10-29Fix race conditions for read_c0_entryhi. Remove broken ASID masks inThiemo Seufer2-45/+63
2005-10-29Remove useless casts. Fix formatting.Maciej W. Rozycki1-12/+19
2005-10-29Fix 64bit SMP TLB handler and stack frame handling, optimize 32bit SMPThiemo Seufer1-29/+21
2005-10-29R4300 delay slot.Ralf Baechle1-0/+1
2005-10-29Reformat; cosmetic cleanups.Ralf Baechle1-1/+2
2005-10-29Export shm_align_mask and flush_data_cache_page.Ralf Baechle1-0/+2
2005-10-29Gcc 4.0 fixes.Ralf Baechle1-1/+1
2005-10-29Sparseify MIPS.Ralf Baechle3-9/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 05:06:18 +0000