summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/c-r4k.c
AgeCommit message (Expand)AuthorFilesLines
2017-03-21MIPS: c-r4k: Fix Loongson-3's vcache/scache waysize calculationHuacai Chen1-0/+2
2017-01-03MIPS: c-r4k: Treat physically indexed dcaches as not aliasingPaul Burton1-0/+4
2017-01-03MIPS: c-r4k: Treat I6400 dcache as though physically indexedPaul Burton1-1/+1
2016-10-06MIPS: Support per-device DMA coherencePaul Burton1-0/+4
2016-10-06MIPS: Sanitise coherentio semanticsPaul Burton1-1/+2
2016-10-05MIPS: mm: Audit and remove any unnecessary uses of module.hPaul Gortmaker1-1/+1
2016-10-05MIPS: c-r4k: Fix flush_icache_range() for EVAJames Hogan1-8/+35
2016-10-04MIPS: c-r4k: Split user/kernel flush_icache_range()James Hogan1-0/+2
2016-10-04MIPS: c-r4k: Drop bc_wback_inv() from icache flushJames Hogan1-11/+0
2016-09-13MIPS: c-r4k: Fix size calc when avoiding IPIs for small icache flushesPaul Burton1-1/+1
2016-08-06Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-57/+227
2016-07-29MIPS: c-r4k: Use SMP calls for CM indexed cache opsJames Hogan1-1/+1
2016-07-29MIPS: c-r4k: Avoid small flush_icache_range SMP callsJames Hogan1-0/+21
2016-07-29MIPS: c-r4k: Local flush_icache_range cache op overrideJames Hogan1-6/+18
2016-07-29MIPS: c-r4k: Split r4k_flush_kernel_vmap_range()James Hogan1-8/+17
2016-07-29MIPS: c-r4k: Exclude sibling CPUs in SMP callsJames Hogan1-4/+13
2016-07-29MIPS: c-r4k: Fix valid ASID optimisationJames Hogan1-13/+35
2016-07-29MIPS: c-r4k: Add r4k_on_each_cpu cache op type argJames Hogan1-19/+51
2016-07-29MIPS: c-r4k: Avoid dcache flush for sigtrampsJames Hogan1-6/+10
2016-07-29MIPS: c-r4k: Fix sigtramp SMP call to use kmapJames Hogan1-6/+69
2016-07-29MIPS: SMP: Clear ASID without confusing has_valid_asid()James Hogan1-0/+4
2016-07-06MIPS: Remove cpu_has_safe_index_cacheopsRalf Baechle1-9/+3
2016-06-15MIPS: Add define for Config.VI (virtual icache) bitJames Hogan1-1/+1
2016-05-13MIPS: remove aliasing alignment if HW has antialising supportLeonid Yegoshin1-1/+1
2016-05-13MIPS: Loongson-3: Introduce CONFIG_LOONGSON3_ENHANCEMENTHuacai Chen1-0/+2
2016-05-13MIPS: Loongson-3: Set cache flush handlers to cache_noopHuacai Chen1-0/+14
2016-05-13MIPS: Loongson: Add Loongson-3A R2 basic supportHuacai Chen1-0/+27
2016-05-13MIPS: BMIPS: local_r4k___flush_cache_all needs to blast S-cacheFlorian Fainelli1-0/+5
2016-05-13MIPS: BMIPS: Clear MIPS_CACHE_ALIASES earlierFlorian Fainelli1-2/+2
2016-05-13MIPS: BMIPS: BMIPS5000 has I cache filing from D cacheFlorian Fainelli1-0/+4
2016-05-13MIPS: Add M6250 cases to CPU switch statementsPaul Burton1-0/+1
2016-05-13MIPS: Add P6600 cases to CPU switch statementsPaul Burton1-0/+1
2016-05-09MIPS: I6400: Icache fills from dcacheJames Hogan1-0/+1
2016-05-09MIPS: c-r4k: Sync icache when it fills from dcacheJames Hogan1-2/+9
2016-01-15mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov1-1/+2
2015-08-26MIPS: Add cases for CPU_I6400Markos Chandras1-0/+1
2015-07-10MIPS: c-r4k: Extend way_string arrayPaul Burton1-1/+3
2015-07-10MIPS: c-r4k: Fix cache flushing for MT coresMarkos Chandras1-3/+11
2015-06-21MIPS: c-r4k: Remove legacy __cpuinit section that crept inPaul Gortmaker1-1/+1
2015-06-06MIPS: c-r4k: Fix typo in probe_scache()Joshua Kinard1-1/+1
2015-04-02MIPS: c-r4k.c: Fix the 74K D-cache alias erratum workaroundMaciej W. Rozycki1-8/+15
2015-04-01MIPS: Add R16000 detectionJoshua Kinard1-3/+7
2015-02-17MIPS: mm: scache: Add secondary cache support for MIPS R6 coresMarkos Chandras1-1/+2
2015-02-17MIPS: mm: c-r4k: Set the correct ISA levelMarkos Chandras1-1/+1
2015-02-16MIPS: Add cases for CPU_QEMU_GENERICLeonid Yegoshin1-0/+1
2014-11-24MIPS: BMIPS: Add special cache handling in c-r4k.cKevin Cernekee1-0/+43
2014-07-30MIPS: c-r4k: Avoid duplicate CPU_74K/CPU_1074K checksMaciej W. Rozycki1-4/+4
2014-05-30MIPS: Add minimal support for OCTEON3 to c-r4k.cDavid Daney1-4/+44
2014-05-29Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle1-0/+24
2014-05-24MIPS: MT: Remove SMTC supportRalf Baechle1-2/+2