summaryrefslogtreecommitdiffstats
path: root/arch/mips/mips-boards
AgeCommit message (Expand)AuthorFilesLines
2007-07-18serial: add early_serial_setup() back to header fileYinghai Lu2-0/+2
2007-07-10[MIPS] Put an end to <asm/serial.h>'s long and annyoing existenceRalf Baechle2-1/+67
2007-07-10[MIPS] MIPSsim: Move code away from the other MIPS Inc. BSP code.Ralf Baechle8-664/+0
2007-06-20[MIPS] Don't drag a platform specific header into generic arch code.Ralf Baechle7-52/+34
2007-06-14[MIPS] Fix builds where MSC01E_xxx is undefined.Chris Dearman1-1/+4
2007-06-14[MIPS] Separate performance counter interruptsChris Dearman1-25/+93
2007-06-14[MIPS] Malta: Fix for SOCitSC based MaltasChris Dearman4-61/+67
2007-06-11[MIPS] SMTC: Fix build error caused by nonsense code.Chris Dearman1-14/+2
2007-06-11[MIPS] Atlas: Fix build.Ralf Baechle1-3/+2
2007-06-06[MIPS] Atlas, Malta, SEAD: Remove scroll from interrupt handler.Ralf Baechle5-29/+36
2007-05-11[MIPS] MT: Reenable EIC support and add support for SOCit SC.Chris Dearman1-8/+13
2007-04-28MIPSnet: Modernize use platform_device API.Ralf Baechle2-1/+37
2007-04-27[MIPS] Malta: Delete unused prototype of mips_timer_interrupt.Ralf Baechle1-2/+0
2007-04-27[MIPS] MIPS Tech: Get rid of volatile in core code.Ralf Baechle4-13/+13
2007-04-27[MIPS] merge GT64111 PCI routines and GT64120 PCI_0 routinesYoichi Yuasa1-2/+2
2007-03-19[MIPS] mips-boards: More liberal check for mips-board consoleThiemo Seufer1-1/+1
2007-03-07[MIPS] SMTC: De-obscure Malta hooks.Ralf Baechle2-27/+6
2007-03-07[MIPS] Atlas, Malta: Fix build warning.Ralf Baechle1-2/+2
2007-03-04[MIPS] Fix and cleanup the mess that a dozen prom_printf variants are.Ralf Baechle8-65/+29
2007-03-04[MIPS] No need to write c0_compare in plat_timer_setupAtsushi Nemoto2-6/+0
2007-02-26[MIPS] Kill redundant EXTRA_AFLAGSAtsushi Nemoto1-2/+0
2007-02-06[MIPS] Use ARRAY_SIZE macro when appropriateAhmed S. Darwish2-4/+6
2007-02-06[MIPS] use name instead of typename for each irq_chipAtsushi Nemoto1-1/+1
2007-02-06[MIPS] prom_free_prom_memory cleanupAtsushi Nemoto2-27/+7
2007-02-06[MIPS] Define MIPS_CPU_IRQ_BASE in generic headerAtsushi Nemoto4-7/+5
2007-01-30[MIPS] Fix typo of "CONFIG_MT_SMP".Robert P. J. Day1-1/+1
2007-01-30[PATCH] Malta: Fix build if CONFIG_MTD is diabled.Jan Altenberg1-1/+2
2007-01-08[MIPS] Fix build errors on SEADAtsushi Nemoto2-4/+9
2007-01-08[MIPS] Malta: Add missing MTD file.Ralf Baechle1-0/+63
2006-12-12[MIPS] Malta: Resurrect MTD support for onboard flash.Ralf Baechle2-40/+1
2006-11-30[MIPS] Fix double inclusionsNicolas Kaiser1-11/+4
2006-11-30[MIPS] use generic_handle_irq, handle_level_irq, handle_percpu_irqAtsushi Nemoto3-2/+5
2006-11-30[MIPS] IRQ cleanupsAtsushi Nemoto1-22/+6
2006-11-28[MIPS] Fix Bonito bootup message.Ralf Baechle1-1/+1
2006-11-01[MIPS] Fix warning in mips-boards generic PCIYoichi Yuasa1-1/+1
2006-11-01[MIPS] 16K & 64K page size fixesRalf Baechle1-1/+1
2006-10-31[MIPS] VSMP: Synchronize cp0 counters on bootup.Ralf Baechle1-2/+3
2006-10-31[MIPS] Flags must be unsigned long.Ralf Baechle1-1/+1
2006-10-21[MIPS] Cleanup remaining references to mips_counter_frequency.Ralf Baechle2-2/+2
2006-10-19[MIPS] Malta: Fix uninitialized regs pointer.Ralf Baechle1-1/+2
2006-10-09[MIPS] Malta: Fix build for non-MIPS32/64 configuration.Ralf Baechle1-6/+6
2006-10-09[MIPS] Cleanup unnecessary <asm/ptrace.h> inclusions.Ralf Baechle2-2/+0
2006-10-08[MIPS] Complete fixes after removal of pt_regs argument to int handlers.Ralf Baechle6-45/+44
2006-09-27[MIPS] Atlas: update interrupt handlingMaciej W. Rozycki3-22/+92
2006-09-27[MIPS] Patch to arch/mips/mips-boards/generic/time.cKevin D. Kissell1-21/+36
2006-07-13[MIPS] MIPSsim: Build fix, rename sim_timer_setup -> plat_timer_setup.Ralf Baechle1-1/+1
2006-07-13[MIPS] Remove unused code.Ralf Baechle3-249/+1
2006-07-13[MIPS] Atlas, Malta, SEAD: Don't disable interrupts in mips_time_init().Ralf Baechle1-5/+1
2006-07-13[MIPS] Replace board_timer_setup function pointer by plat_timer_setup.Ralf Baechle5-9/+1
2006-07-13[MIPS] MIPSsim: Delete redeclaration of ll_local_timer_interrupt.Ralf Baechle1-2/+0