summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/cpu-probe.c
AgeCommit message (Expand)AuthorFilesLines
2015-02-16MIPS: HTW: Prevent accidental HTW start due to nested htw_{start, stop}Markos Chandras1-1/+3
2014-12-11Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-4/+67
2014-11-24MIPS: BMIPS: Add PRId for BMIPS5200 (Whirlwind)Kevin Cernekee1-0/+1
2014-11-24MIPS: Ensure Config5.UFE is clear on bootPaul Burton1-1/+1
2014-11-24MIPS: detect presence of the FRE & UFR bitsPaul Burton1-0/+2
2014-11-24MIPS: cpu: Add 'noftlb' kernel command line option to disable the FTLBMarkos Chandras1-2/+62
2014-11-24MIPS: Remove useless parenthesesRalf Baechle1-1/+1
2014-11-24MIPS: cpu-probe: Set the FTLB probability bit on supported coresMarkos Chandras1-1/+32
2014-11-19MIPS: Loongson: Set Loongson-3's ISA level to MIPS64R1Huacai Chen1-1/+4
2014-11-19MIPS: Loongson: Fix the write-combine CCA value settingHuacai Chen1-1/+1
2014-09-22MIPS: cpu-probe: Set the write-combine CCA value on per core basisMarkos Chandras1-0/+21
2014-08-02MIPS: detect presence of MAARsPaul Burton1-0/+2
2014-08-02MIPS: ensure MSA gets disabled during bootPaul Burton1-3/+2
2014-08-02MIPS: kernel: cpu-probe: Detect unique RI/XI exceptionsLeonid Yegoshin1-0/+9
2014-08-02MIPS: kernel: cpu-probe: Add support for the HardWare Table WalkerMarkos Chandras1-0/+23
2014-07-30MIPS: Add Loongson-3B supportHuacai Chen1-0/+6
2014-05-30MIPS: Add function get_ebase_cpunumDavid Daney1-1/+1
2014-05-30MIPS: Implement random_get_entropy with CP0 RandomMaciej W. Rozycki1-0/+1
2014-05-30MIPS: Netlogic: Add support for XLP5XXYonghong Song1-0/+1
2014-05-24MIPS: MT: Remove SMTC supportRalf Baechle1-1/+1
2014-05-23MIPS: RM9000: Remove support for probing the CPU core.Ralf Baechle1-15/+0
2014-03-31MIPS: Fix core number detection for MT coresPaul Burton1-1/+5
2014-03-31MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen1-3/+9
2014-03-31MIPS: Loongson: Rename PRID_IMP_LOONGSON1 and PRID_IMP_LOONGSON2Huacai Chen1-2/+2
2014-03-26MIPS: cpu-probe: Add support for probing M5150 coresLeonid Yegoshin1-0/+4
2014-03-26MIPS: kernel: cpu-probe: Enable EVA option on supported coresMarkos Chandras1-0/+3
2014-03-26MIPS: Allow FTLB to be turned on for CPU_P5600James Hogan1-5/+7
2014-03-26MIPS: Add MIPS P5600 probe supportJames Hogan1-0/+4
2014-03-26MIPS: Warn if vector register partitioning is implementedPaul Burton1-1/+4
2014-03-26MIPS: Detect the MSA ASEPaul Burton1-0/+22
2014-03-26MIPS: Coherent Processing System SMP implementationPaul Burton1-0/+2
2014-03-06MIPS: Add 1074K CPU support explicitly.Steven J. Hill1-1/+1
2014-01-24MIPS: Netlogic: Identify XLP 9XX chipJayachandran C1-0/+1
2014-01-22MIPS: kernel: cpu-probe: Add support for probing interAptiv coresLeonid Yegoshin1-0/+8
2014-01-22MIPS: Add support for FTLBsLeonid Yegoshin1-7/+72
2014-01-22MIPS: kernel: cpu-probe: Add support for probing proAptiv coresLeonid Yegoshin1-0/+8
2014-01-22MIPS: features: Add initial support for Segmentation Control registersSteven J. Hill1-0/+2
2014-01-22MIPS: features: Add initial support for TLBINVF capable coresLeonid Yegoshin1-0/+5
2014-01-13MIPS: Support for 64-bit FP with O32 binariesPaul Burton1-1/+1
2013-10-29MIPS: kernel: cpu-probe: Report CPU id during probeLeonid Yegoshin1-2/+2
2013-10-29MIPS: Tell R4k SC and MC variations apartMaciej W. Rozycki1-4/+24
2013-09-19MIPS: Disable usermode switching of the FR bit for MIPS R5 CPUs.Ralf Baechle1-0/+13
2013-09-18MIPS: Cleanup CP0 PRId and CP1 FPIR register access masksMaciej W. Rozycki1-20/+22
2013-09-17MIPS: Optimize current_cpu_type() for better code.Ralf Baechle1-1/+2
2013-09-03MIPS: Netlogic: Add support for XLP2XXJayachandran C1-0/+5
2013-08-26MIPS: Probe for new OCTEON CPU/SoC types.David Daney1-0/+7
2013-07-14MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker1-7/+7
2013-07-01MIPS: microMIPS: Fix improper definition of ISA exception bit.Steven J. Hill1-3/+0
2013-07-01MIPS: Get rid of MIPS I flag and test macros.Ralf Baechle1-7/+1
2013-06-13MIPS: Allow platform specific scratch registersJayachandran C1-0/+1