summaryrefslogtreecommitdiffstats
path: root/arch/blackfin/mach-bf561
AgeCommit message (Expand)AuthorFilesLines
2014-04-12blackfin: cleanup board filesSteven Miao4-86/+80
2013-07-14blackfin: delete __cpuinit usage from all blackfin filesPaul Gortmaker1-3/+3
2013-07-10Merge tag 'blackfin-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds1-4/+3
2013-07-09smp: refine bf561 smpboot codeSteven Miao1-4/+3
2013-05-30blackfin: Remove references to the bf5x_tdm driverLars-Peter Clausen1-12/+0
2013-05-30ASoC: blackfin: Switch bf5xx-ad1836 from bf5xx-tdm to bf5xx-i2sLars-Peter Clausen1-1/+1
2012-12-13blackfin: anomaly: add anomaly 16000030 for bf5xxSonic Zhang1-0/+1
2012-08-17blackfin: add platform device for ad1836 machine driverScott Jiang1-0/+20
2012-07-24bf561: add capabilities in adv7183_inputsScott Jiang1-0/+3
2012-06-01Merge tag 'for-linus-3.5-20120601' of git://git.infradead.org/linux-mtdLinus Torvalds1-3/+0
2012-05-21blackfin: license: Change ADI BSD licenseSonic Zhang2-3/+2
2012-05-13blackfin: Use the plat_nand default partition parserH Hartley Sweeten1-3/+0
2012-03-21bf561: add ppi DLEN macro for 10bits to 16bitsScott Jiang1-0/+7
2012-03-21blackfin: bf561: forgot CSYNC in get_core_lock_noflushBob Liu1-0/+7
2012-03-21BF561 MDMA : fixed BF561 DMA MMRs definition mismatchSteven Miao1-110/+110
2012-01-09blackfin: bf561: add adv7183 capture supportBob Liu1-0/+95
2012-01-09blackfin: i2c-lcd: change default clock rateAaron Wu1-1/+1
2012-01-09blackfin: config: update macro SPI_BFIN in board fileSonic Zhang3-7/+7
2012-01-09blackfin: smp: cleanup smp codeBob Liu2-2/+4
2012-01-09blackfin: smp: add suspend and wakeup irq flagsBob Liu1-1/+2
2011-11-14Blackfin: add serial TX IRQ in individual platform resourceSonic Zhang4-4/+24
2011-10-26Blackfin: irq: remove IRQF_DISABLEDYong Zhang2-2/+2
2011-07-23Blackfin: gpio: punt unused GPIO_# definesMike Frysinger1-3/+3
2011-07-23Blackfin: update anomaly lists to latest public infoMike Frysinger1-60/+72
2011-07-23Blackfin: optimize double fault boot checkingMike Frysinger1-24/+12
2011-07-23Blackfin: SMP: optimize start up code a bitMike Frysinger1-78/+54
2011-07-23Blackfin: boards: clean up redundant/dead spi resourcesMike Frysinger3-62/+0
2011-07-23Blackfin: net2272: move pin setup to boards filesMike Frysinger2-0/+46
2011-05-28Blackfin: mach/bfin_serial_5xx.h: punt now-unused headerMike Frysinger1-52/+0
2011-05-27Merge git://git.infradead.org/mtd-2.6Linus Torvalds1-4/+0
2011-05-25Blackfin: don't touch cpu_possible_map and cpu_present_map directlyKOSAKI Motohiro1-4/+10
2011-05-25Blackfin: bf548-ezkit/bf561-ezkit: update nor flash layoutMike Frysinger1-1/+9
2011-05-25Blackfin: update anomaly lists to latest public infoMike Frysinger1-3/+12
2011-05-25Blackfin: SMP: fix cpudata cache setupMike Frysinger1-3/+0
2011-05-25Blackfin: bf533/bf537/bf561: convert to BFIN_IRQ helperMike Frysinger1-65/+64
2011-05-25Blackfin: clean up style in irq definesMike Frysinger1-225/+154
2011-05-25Blackfin: unify core IRQ definitionsMike Frysinger1-116/+1
2011-05-25mtd: bfin: convert to mtd_device_register()Jamie Iles1-4/+0
2011-03-29bfin: Final irq cleanupThomas Gleixner1-3/+3
2011-03-22Blackfin: SMP: flush CoreB cache when shutting downGraf Yang1-0/+9
2011-03-18Blackfin: SMP: convert to irq chip functionsMike Frysinger1-1/+5
2011-03-18Blackfin: use proper wrapper functions for modifying irq statusThomas Gleixner1-1/+1
2011-03-18Blackfin: SMP: work around anomaly 05000491Sonic Zhang2-10/+6
2011-03-18Blackfin: SMP: implement cpu_freq supportGraf Yang2-29/+18
2011-03-18Blackfin: SMP: avoid section mismatch warningsSonic Zhang1-1/+1
2011-01-10Blackfin: boards: add missing "static" to peripheral listsMike Frysinger4-4/+4
2011-01-10Blackfin: SMP: kgdb: apply anomaly 257 work aroundSonic Zhang1-1/+5
2011-01-10Blackfin: SMP: kgdb: flush core internal write buffer before flushinvSonic Zhang1-0/+5
2011-01-10Blackfin: bf561: SMP: add multicore pll handlersMike Frysinger1-0/+53
2011-01-10Blackfin: unify pll.h headersMike Frysinger1-63/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 19:09:46 +0000