index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2020-05-18
dt-bindings: clock: renesas: div6: Convert to json-schema
Geert Uytterhoeven
2
-40
/
+60
2020-05-18
clk: renesas: cpg-mssr: Fix STBCR suspend/resume handling
Geert Uytterhoeven
1
-3
/
+5
2020-05-14
Merge tag 'clk-meson-v5.8-1' of https://github.com/BayLibre/clk-meson into cl...
Stephen Boyd
5
-62
/
+134
2020-05-14
clk: ti: dra7xx: fix RNG clock parent
Tero Kristo
1
-1
/
+1
2020-05-14
clk: ti: dra7xx: mark MCAN clock as DRA76x only
Tero Kristo
1
-1
/
+1
2020-05-14
clk: ti: dra7xx: fix gpu clkctrl parent
Tero Kristo
1
-1
/
+1
2020-05-14
clk: ti: omap5: Add proper parent clocks for l4-secure clocks
Tero Kristo
1
-7
/
+7
2020-05-14
clk: ti: omap4: Add proper parent clocks for l4-secure clocks
Tero Kristo
1
-7
/
+7
2020-05-14
clk: ti: composite: fix memory leak
Tero Kristo
1
-0
/
+1
2020-05-13
clk: samsung: Fix CLK_SMMU_FIMCL3 clock name on Exynos542x
Marek Szyprowski
1
-1
/
+1
2020-05-13
clk: samsung: Mark top ISP and CAM clocks on Exynos542x as critical
Marek Szyprowski
1
-7
/
+9
2020-05-12
clk: Move HAVE_CLK config out of architecture layer
Stephen Boyd
2
-6
/
+6
2020-05-12
MIPS: Loongson64: Drop asm/clock.h include
Stephen Boyd
1
-1
/
+0
2020-05-12
ARM: mmp: Remove legacy clk code
Stephen Boyd
8
-456
/
+0
2020-05-12
clk: tegra: Add Tegra210 CSI TPG clock gate
Sowjanya Komatineni
1
-0
/
+7
2020-05-12
clk: tegra30: Use custom CCLK implementation
Dmitry Osipenko
1
-2
/
+4
2020-05-12
clk: tegra20: Use custom CCLK implementation
Dmitry Osipenko
1
-2
/
+5
2020-05-12
clk: tegra: cclk: Add helpers for handling PLLX rate changes
Dmitry Osipenko
2
-0
/
+36
2020-05-12
clk: tegra: pll: Add pre/post rate-change hooks
Dmitry Osipenko
2
-1
/
+17
2020-05-12
clk: tegra: Add custom CCLK implementation
Dmitry Osipenko
3
-2
/
+188
2020-05-12
clk: tegra: Remove the old emc_mux clock for Tegra210
Joseph Lo
1
-19
/
+31
2020-05-12
clk: tegra: Implement Tegra210 EMC clock
Joseph Lo
4
-0
/
+397
2020-05-12
clk: tegra: Export functions for EMC clock scaling
Joseph Lo
2
-0
/
+29
2020-05-12
clk: tegra: Add PLLP_UD and PLLMB_UD for Tegra210
Joseph Lo
2
-2
/
+13
2020-05-12
clk: tegra: Rename Tegra124 EMC clock source file
Thierry Reding
4
-6
/
+2
2020-05-12
Merge branch 'for-5.8/dt-bindings' into for-5.8/clk
Thierry Reding
1
-1
/
+1
2020-05-12
dt-bindings: clock: tegra: Add clock ID for CSI TPG clock
Sowjanya Komatineni
1
-1
/
+1
2020-05-05
clk: Allow the common clk framework to be selectable
Stephen Boyd
9
-9
/
+31
2020-05-05
mmc: meson-mx-sdio: Depend on OF_ADDRESS and not just OF
Stephen Boyd
1
-1
/
+1
2020-05-05
MIPS: Remove redundant CLKDEV_LOOKUP selects
Stephen Boyd
1
-2
/
+0
2020-05-05
h8300: Remove redundant CLKDEV_LOOKUP selects
Stephen Boyd
1
-1
/
+0
2020-05-05
arm64: tegra: Remove redundant CLKDEV_LOOKUP selects
Stephen Boyd
1
-1
/
+0
2020-05-05
ARM: Remove redundant CLKDEV_LOOKUP selects
Stephen Boyd
2
-4
/
+0
2020-05-05
ARM: Remove redundant COMMON_CLK selects
Stephen Boyd
3
-3
/
+0
2020-05-05
Merge tag 'clk-renesas-for-v5.8-tag1' of git://git.kernel.org/pub/scm/linux/k...
Stephen Boyd
11
-7
/
+367
2020-05-05
clk: clk-xgene: Fix a typo in Kconfig
Christophe JAILLET
1
-1
/
+1
2020-05-05
clk: Remove unused inline function clk_debug_reparent
YueHaibing
1
-4
/
+0
2020-05-02
clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registers
Martin Blumenstingl
2
-0
/
+13
2020-04-30
clk: renesas: rcar-gen2: Remove superfluous CLK_RENESAS_DIV6 selects
Geert Uytterhoeven
1
-3
/
+0
2020-04-30
clk: renesas: cpg-mssr: Add R8A7742 support
Lad Prabhakar
5
-0
/
+288
2020-04-29
clk: meson: meson8b: Make the CCF use the glitch-free VPU mux
Martin Blumenstingl
1
-3
/
+11
2020-04-29
clk: meson: meson8b: Fix the vclk_div{1, 2, 4, 6, 12}_en gate bits
Martin Blumenstingl
1
-5
/
+5
2020-04-29
clk: meson: meson8b: Fix the polarity of the RESET_N lines
Martin Blumenstingl
1
-23
/
+56
2020-04-29
clk: meson: meson8b: Fix the first parent of vid_pll_in_sel
Martin Blumenstingl
1
-1
/
+1
2020-04-29
dt-bindings: clocks: imx8mp: Add ids for audiomix clocks
Abel Vesa
1
-0
/
+62
2020-04-29
clk: imx: Add helpers for passing the device as argument
Abel Vesa
1
-0
/
+29
2020-04-29
clk: imx: pll14xx: Add the device as argument when registering
Abel Vesa
2
-7
/
+14
2020-04-29
clk: imx: gate2: Allow single bit gating clock
Abel Vesa
2
-8
/
+36
2020-04-28
Merge tag 'renesas-r8a7742-dt-binding-defs-tag' into clk-renesas-for-v5.8
Geert Uytterhoeven
2
-0
/
+71
2020-04-28
dt-bindings: clock: renesas: cpg-mssr: Document r8a7742 binding
Lad Prabhakar
1
-0
/
+1
[prev]
[next]