summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2020-05-21drm/i915: Remove PIN_UPDATE for i915_vma_pinChris Wilson3-149/+3
2020-05-21drm/i915: Avoid using rq->engine after free during i915_fence_releaseChris Wilson1-2/+33
2020-05-21drm/i915: Disable semaphore inter-engine sync without timeslicingChris Wilson1-2/+2
2020-05-21drm/i915/selftests: Flush the submission, not cancel it!Chris Wilson1-1/+1
2020-05-21drm/i915/selftests: Measure CS_TIMESTAMPChris Wilson1-0/+132
2020-05-20drm/i915/ehl: Wa_22010271021Matt Atwood1-0/+6
2020-05-20drm/i915/rkl: RKL only uses PHY_MISC for PHY's A and BMatt Roper1-13/+17
2020-05-20drm/i915/rkl: Add power well supportMatt Roper2-3/+186
2020-05-20drm/i915/rkl: Limit number of universal planes to 5Matt Roper6-13/+35
2020-05-20drm/i915/rkl: Update memory bandwidth parametersMatt Roper1-1/+9
2020-05-20x86/gpu: add RKL stolen memory supportMatt Roper1-0/+1
2020-05-20drm/i915/gt: Remove errant assertion in __intel_context_do_pinChris Wilson1-2/+0
2020-05-19drm/i915/rkl: Add PCH supportMatt Roper1-3/+5
2020-05-19drm/i915/rkl: Load DMC firmware for Rocket LakeMatt Roper1-1/+9
2020-05-19drm/i915/rkl: Re-use TGL GuC/HuC firmwareMatt Roper1-0/+3
2020-05-19drm/i915/rkl: Add RKL platform info and PCI idsMatt Roper5-0/+29
2020-05-19drm/i915/gt: Incorporate the virtual engine into timeslicingChris Wilson1-6/+24
2020-05-19drm/i915/gt: Kick virtual siblings on timeslice outChris Wilson1-1/+1
2020-05-19drm/i915/selftests: Add tests for timeslicing virtual enginesChris Wilson1-3/+197
2020-05-19drm/i915/selftests: Check for an initial-breadcrumb in wait_for_submit()Chris Wilson1-1/+1
2020-05-19drm/i915/selftests: Restore to default heartbeatChris Wilson4-109/+67
2020-05-19drm/i915/selftests: Change priority overflow detectionChris Wilson1-3/+3
2020-05-19drm/i915: Don't set queue-priority hint when supressing the rescheduleChris Wilson1-8/+8
2020-05-19drm/i915/selftests: Measure dispatch latencyChris Wilson1-0/+823
2020-05-19drm/i915/runtime_pm: Prefer drm_WARN* over WARN*Pankaj Bharadiya1-11/+28
2020-05-19drm/i915/pm: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya1-25/+38
2020-05-19drm/i915/pmu: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya1-3/+9
2020-05-19drm/i915/i915_drv: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya1-1/+2
2020-05-19drm/i915/gem: Prefer drm_WARN* over WARN*Pankaj Bharadiya3-3/+4
2020-05-19drm/i915/display/tc: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya1-5/+9
2020-05-19drm/i915/display/sdvo: Prefer drm_WARN* over WARN*Pankaj Bharadiya1-7/+14
2020-05-19drm/i915/display/dp: Prefer drm_WARN* over WARN*Pankaj Bharadiya1-9/+15
2020-05-19drm/i915/display/display_power: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya1-11/+24
2020-05-19drm/i915: Fix AUX power domain toggling across TypeC mode resetsImre Deak1-2/+3
2020-05-19drm/i915: Read out hrawclk on all gen3+ platformsVille Syrjälä2-25/+42
2020-05-19drm/i915: Document our lackluster FSB frequency readoutVille Syrjälä1-1/+10
2020-05-19drm/i915: Fix 400 MHz FSB readout on elkVille Syrjälä2-7/+8
2020-05-18drm/i915/display: Return error from dbuf allocation failureChris Wilson1-1/+1
2020-05-18drm/i915: Fix dbuf slice mask when turning off all the pipesVille Syrjälä1-0/+24
2020-05-18drm/i915/gt: Reuse the tasklet priority for virtual as their siblingsChris Wilson1-2/+2
2020-05-18drm/i915/selftests: Refactor sibling selectionChris Wilson1-41/+27
2020-05-16drm/i915: Mark check_shadow_context_ppgtt as maybe unusedNathan Chancellor1-1/+1
2020-05-16drm/i915/gem: Retry faulthandlers on ENOSPCChris Wilson1-1/+1
2020-05-16drm/i915: Clean up dbuf debugs during .atomic_check()Ville Syrjälä1-7/+19
2020-05-16drm/i915: Move the dbuf pre/post plane updateVille Syrjälä3-39/+41
2020-05-16drm/i915: Nuke skl_ddb_get_hw_state()Ville Syrjälä2-8/+0
2020-05-16drm/i915: Introduce proper dbuf stateVille Syrjälä6-99/+207
2020-05-16drm/i915: Unify the low level dbuf codeVille Syrjälä3-32/+24
2020-05-16drm/i915: Polish some dbuf debugsVille Syrjälä1-19/+17
2020-05-16drm/i915: Make skl_compute_dbuf_slices() behave consistently for all platformsVille Syrjälä1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-09-18 22:40:31 +0000