summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2016-05-02Merge tag 'sunxi-clocks-for-4.7' of https://git.kernel.org/pub/scm/linux/kern...Stephen Boyd7-13/+474
2016-05-02Merge tag 'tegra-for-4.7-clk' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd21-115/+433
2016-05-02Merge tag 'v4.7-rockchip-clk3' of git://git.kernel.org/pub/scm/linux/kernel/g...Stephen Boyd3-170/+183
2016-04-28clk: tegra: dfll: Reformat CVB frequency tableThierry Reding1-25/+25
2016-04-28clk: tegra: dfll: Properly clean up on failure and removalThierry Reding4-4/+48
2016-04-28clk: tegra: dfll: Make code more comprehensibleThierry Reding3-41/+37
2016-04-28clk: tegra: dfll: Reference CVB table instead of copying dataThierry Reding3-27/+17
2016-04-28clk: tegra: dfll: Update kerneldocThierry Reding1-5/+5
2016-04-28clk: tegra: Fix PLL_U post divider and initial rate on Tegra30Lucas Stach1-5/+6
2016-04-28clk: tegra: Initialize PLL_C to sane rate on Tegra30Lucas Stach1-0/+1
2016-04-28clk: tegra: Fix pllre Tegra210 and add pll_re_out1Rhyland Klein4-3/+67
2016-04-28clk: tegra: Add sor_safe clockThierry Reding2-0/+5
2016-04-28clk: tegra: dpaux and dpaux1 are fixed factor clocksThierry Reding3-2/+12
2016-04-28clk: tegra: Add dpaux1 clockThierry Reding3-0/+3
2016-04-28clk: tegra: Use correct parent for dpaux clockThierry Reding1-1/+1
2016-04-28clk: tegra: Add fixed factor peripheral clock typeThierry Reding3-0/+138
2016-04-28clk: tegra: Special-case mipi-cal parent on Tegra114Thierry Reding2-2/+6
2016-04-28clk: tegra: Remove trailing blank lineThierry Reding1-1/+0
2016-04-28clk: tegra: Constify peripheral clock registersThierry Reding5-7/+7
2016-04-28clk: tegra: Add interface to enable hardware control of SATA/XUSB PLLsAndrew Bresticker2-0/+63
2016-04-25clk: rockchip: fix the rk3399 cifout clockXing Zheng1-5/+6
2016-04-25clk: rockchip: drop unnecessary CLK_IGNORE_UNUSED flags from rk3399Xing Zheng1-157/+157
2016-04-25clk: rockchip: add some frequencies on the rk3399 PLL tableXing Zheng1-1/+10
2016-04-25clk: rockchip: assign more necessary rk3399 clock idsXing Zheng1-6/+6
2016-04-25Merge branch 'v4.7-shared/clkids' into v4.7-clk/nextHeiko Stuebner1-1/+4
2016-04-25clk: rockchip: export some necessary rk3399 clock idsXing Zheng1-0/+2
2016-04-25clk: rockchip: rename rga clock-id on rk3399Xing Zheng1-1/+1
2016-04-25clk: rockchip: add general gpu soft-reset on rk3399Xing Zheng1-0/+1
2016-04-25clk: rockchip: fix the gate bit for i2c4 and i2c8 on rk3399Xing Zheng1-2/+2
2016-04-25clk: sunxi: Let divs clocks read the base factor clock name from devicetreeJens Kuske1-11/+30
2016-04-25clk: rockchip: fix of spelling mistake on unsuccessful in pll clock typeColin Ian King1-2/+2
2016-04-22clk: sunxi: Add TCON channel1 clockMaxime Ripard3-0/+302
2016-04-22clk: sunxi: Add PLL3 clockMaxime Ripard3-0/+100
2016-04-22dt-bindings: clk: sun5i: add DRAM gates compatibleMaxime Ripard1-0/+1
2016-04-22clk: sunxi: Use resource_sizeVaishali Thakkar1-1/+1
2016-04-22clk: sunxi: Add sun6i/8i display supportJean-Francois Moine2-0/+39
2016-04-22clk: sunxi: mod1 clock should modify it's parentAndrea Venturi1-1/+1
2016-04-21Merge branch 'clk-hw-register' (early part) into clk-nextStephen Boyd13-88/+673
2016-04-21Merge branch 'clk-composite-unregister' into clk-nextStephen Boyd2-0/+16
2016-04-21clk: composite: Add unregister functionMaxime Ripard2-0/+16
2016-04-21dt-bindings: Add Oxford Semiconductor OXNAS Standard Clocks bindingsNeil Armstrong1-0/+35
2016-04-21clk: Add Oxford Semiconductor OXNAS Standard ClocksNeil Armstrong3-0/+202
2016-04-20Merge tag 'clk-renesas-for-v4.7-tag2' of git://git.kernel.org/pub/scm/linux/k...Stephen Boyd5-18/+55
2016-04-20Merge tag 'v4.7-rockchip-clk2' of git://git.kernel.org/pub/scm/linux/kernel/g...Stephen Boyd5-93/+120
2016-04-20clk: rockchip: fix checkpatch warning in core codeHeiko Stuebner3-22/+27
2016-04-20clk: renesas: cpg-mssr: Export cpg_mssr_{at,de}tach_dev()Geert Uytterhoeven2-6/+19
2016-04-20clk: renesas: mstp: Provide dummy attach/detach_dev callbacksGeert Uytterhoeven1-0/+5
2016-04-20clk: renesas: Provide Kconfig symbols for CPG/MSSR and CPG/MSTP supportGeert Uytterhoeven3-12/+31
2016-04-19clk: bcm2835: Fix PLL poweronEric Anholt1-0/+4
2016-04-19clk: bcm2835: Fix compiler warnings on 64-bit buildsEric Anholt1-4/+4