summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2015-09-03MIPS: Refactor dumping of TLB registers for r3k/r4kJames Hogan6-28/+34
2015-09-03Documentation/sysrq.txt: Mention MIPS TLB dump (x)James Hogan1-0/+1
2015-09-03MIPS: math-emu: Emulate missing BC1{EQ,NE}Z instructionsMarkos Chandras1-1/+19
2015-09-03MIPS: math-emu: Allow m{f,t}hc emulation on MIPS R6Markos Chandras1-2/+2
2015-09-03MIPS: math-emu: Fix indentationMarkos Chandras1-4/+4
2015-09-03MIPS: cp1emu: Fix closing bracket for the d_fmt caseMarkos Chandras1-1/+4
2015-09-03MIPS: Kconfig: Drop the EXPERIMENTAL tag from MIPS R6Markos Chandras1-2/+2
2015-09-03MIPS: Treat CP1 control registers as unsigned ints.Ralf Baechle1-1/+1
2015-09-03MIPS: Use unsigned int when reading CP0 registersChris Packham1-2/+2
2015-09-03MIPS: malta: Use generic platform_maar_initPaul Burton1-25/+0
2015-09-03MIPS: mm: default platform_maar_init using bootmem dataPaul Burton1-2/+34
2015-09-03MIPS: MSA unaligned memory access supportLeonid Yegoshin1-0/+72
2015-09-03MIPS: Introduce accessors for MSA vector registersPaul Burton3-0/+261
2015-09-03MIPS: Declare MSA MI10 instruction formatsLeonid Yegoshin1-1/+30
2015-09-03MIPS: Remove "__weak" definition from arch-specific linkage.hBjorn Helgaas1-1/+0
2015-09-03MIPS: Remove "weak" from mips_cdmm_phys_base() declarationBjorn Helgaas2-3/+15
2015-09-03MIPS: Remove "weak" from get_c0_fdc_int() declarationBjorn Helgaas2-4/+7
2015-09-03MIPS: Remove "weak" from get_c0_compare_int() declarationBjorn Helgaas2-5/+8
2015-08-26MIPS: MT: Remove "weak" from vpe_run() declarationBjorn Helgaas2-6/+6
2015-08-26MIPS: VPE: Exit vpe_release() early if vpe_run() isn't definedBjorn Helgaas1-1/+6
2015-08-26MIPS: Remove "weak" from platform_maar_init() declarationBjorn Helgaas1-1/+1
2015-08-26MIPS: CPC: Remove "weak" from mips_cpc_phys_base() and make it staticBjorn Helgaas2-11/+8
2015-08-26MIPS: Drop CONFIG_RUNTIME_DEBUG & debug.hPaul Burton2-57/+0
2015-08-26MIPS: ops-emma2rh: Drop nonsensical db_assertPaul Burton1-4/+2
2015-08-26MIPS: rt3883: Prepare rt3883_pci_irq_handler for irq argument removalThomas Gleixner1-2/+2
2015-08-26MIPS: netlogic: Prepare ipi handlers for irq argument removalThomas Gleixner1-2/+4
2015-08-26MIPS: octeon: Replace the homebrewn flow handlerThomas Gleixner1-11/+11
2015-08-26MIPS: ath91: Remove pointless irqdisable/enableThomas Gleixner1-16/+2
2015-08-26MIPS: alchemy: Remove pointless irqdisable/enableThomas Gleixner1-2/+4
2015-08-26MIPS: bcm63xx: Use irq_set_handler_locked()Thomas Gleixner1-2/+2
2015-08-26MIPS: alchemy: Use irq_set_chip_handler_name_locked()Thomas Gleixner1-2/+2
2015-08-26MIPS: irq: Use access helper irq_data_get_affinity_mask()Jiang Liu3-8/+11
2015-08-26MIPS: pci-rt3883: Consolidate chained IRQ handler install/removeThomas Gleixner1-2/+1
2015-08-26MIPS: pci-ar724x: Consolidate chained IRQ handler install/removeThomas Gleixner1-2/+2
2015-08-26MIPS: pci-ar71xx: Consolidate chained IRQ handler install/removeThomas Gleixner1-2/+2
2015-08-26MIPS: jz4740: Consolidate chained IRQ handler install/removeThomas Gleixner1-2/+2
2015-08-26MIPS: Set up FTLB probability for I6400Markos Chandras2-5/+15
2015-08-26MIPS: cpu-probe: Fix VTLB/FTLB configuration for R6Markos Chandras1-1/+10
2015-08-26MIPS: Add default case for the FTLB enable/disable codeMarkos Chandras1-3/+10
2015-08-26MIPS: cpu-probe: Remove cp0 hazard barrier when enabling the FTLBMarkos Chandras1-1/+0
2015-08-26IRQCHIP: irq-mips-gic: Add support for CM3 64-bit timer irqsMarkos Chandras2-9/+28
2015-08-26IRQCHIP: irq-mips-gic: Extend GIC accessors for 64-bit CMsMarkos Chandras2-47/+84
2015-08-26MIPS: CM: Add support for reporting CM cache errorsMarkos Chandras3-111/+254
2015-08-26MIPS: CPC: Fix type for GCR CPC base reg for 64-bitMarkos Chandras1-1/+1
2015-08-26MIPS: CM: The CMGCRBase register is 64-bit on 64 bit kernels.Markos Chandras1-1/+1
2015-08-26MIPS: mips-cm: Extend CM accessors for 64-bit CPUsMarkos Chandras2-4/+48
2015-08-26MIPS: Add platform callback before initializing the L2 cacheMarkos Chandras3-0/+24
2015-08-26MIPS: CM3: Add support for CM3 L2 cache.Paul Burton1-0/+32
2015-08-26MIPS: CM: Add GCR_L2_CONFIG register accessorsPaul Burton1-0/+11
2015-08-26MIPS: mips-cm: Implement mips_cm_revisionPaul Burton1-0/+21
generated by cgit v1.2.3 (git 2.39.1) at 2024-10-02 16:55:10 +0000