summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2021-02-16Merge branches 'clk-mediatek', 'clk-imx', 'clk-amlogic' and 'clk-at91' into c...Stephen Boyd37-172/+217
2021-02-16Merge branch 'clk-unused' into clk-nextStephen Boyd24-7377/+0
2021-02-16Merge branches 'clk-doc', 'clk-renesas', 'clk-allwinner', 'clk-rockchip' and ...Stephen Boyd45-954/+2703
2021-02-09clk: at91: Fix the declaration of the clocksTudor Ambarus9-28/+28
2021-02-09Merge tag 'clk-meson-v5.12-1-fixed' of https://github.com/BayLibre/clk-meson ...Stephen Boyd6-51/+11
2021-02-09clk: meson: axg: Remove MIPI enable clock gateRemi Pommarel2-4/+0
2021-02-09clk: meson-axg: remove CLKID_MIPI_ENABLERemi Pommarel1-1/+0
2021-02-09dt-bindings: clock: imx: Switch to my personal addressFabio Estevam3-3/+3
2021-02-09clk: mediatek: mux: Update parent at enable timeLaurent Pinchart2-3/+30
2021-02-09clk: mediatek: mux: Drop unused clock opsLaurent Pinchart2-70/+4
2021-02-08clk: mediatek: Select all the MT8183 clocks by defaultEnric Balletbo i Serra1-0/+11
2021-02-08clk: remove u300 driverArnd Bergmann4-1281/+0
2021-02-08clk: remove sirf prima2/atlas driversArnd Bergmann10-3211/+0
2021-02-08clk: remove zte zx driverArnd Bergmann9-2691/+0
2021-02-08clk: remove tango4 driverArnd Bergmann3-109/+0
2021-02-08clk: xilinx: move xlnx_vcu clock driver from socMichael Tretter7-18/+23
2021-02-08soc: xilinx: vcu: fix alignment to open parenthesisMichael Tretter1-1/+1
2021-02-08soc: xilinx: vcu: fix repeated word the in commentMichael Tretter1-1/+1
2021-02-08soc: xilinx: vcu: use bitfields for register definitionMichael Tretter1-81/+34
2021-02-08soc: xilinx: vcu: remove calculation of PLL configurationMichael Tretter1-117/+0
2021-02-08soc: xilinx: vcu: make the PLL configurableMichael Tretter1-37/+103
2021-02-08soc: xilinx: vcu: make pll post divider explicitMichael Tretter1-16/+36
2021-02-08soc: xilinx: vcu: implement clock provider for output clocksMichael Tretter1-37/+160
2021-02-08soc: xilinx: vcu: register PLL as fixed rate clockMichael Tretter2-2/+19
2021-02-08soc: xilinx: vcu: implement PLL disableMichael Tretter1-9/+19
2021-02-08soc: xilinx: vcu: add helpers for configuring PLLMichael Tretter1-67/+104
2021-02-08soc: xilinx: vcu: add helper to wait for PLL lockedMichael Tretter1-19/+27
2021-02-08soc: xilinx: vcu: drop coreclk from struct xlnx_vcuMichael Tretter1-4/+2
2021-02-08clk: divider: fix initialization with parent_hwMichael Tretter1-2/+7
2021-02-08ARM: dts: vcu: define indexes for output clocksMichael Tretter1-0/+15
2021-02-08clk: axi-clkgen: use devm_platform_ioremap_resource() short-handAlexandru Ardelean1-3/+1
2021-02-08dt-bindings: clock: adi,axi-clkgen: add compatible string for ZynqMP supportAlexandru Ardelean1-0/+1
2021-02-08clk: clk-axiclkgen: add ZynqMP PFD and VCO limitsAlexandru Ardelean1-0/+11
2021-02-08clk: axi-clkgen: replace ARCH dependencies with driver depsAlexandru Ardelean1-1/+2
2021-02-08Merge tag 'v5.12-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd6-13/+12
2021-02-08clk: Drop unused efm32gg driverUwe Kleine-König2-85/+0
2021-02-08MAINTAINERS: Add section for NXP i.MX clock driversAbel Vesa1-0/+7
2021-02-06clk: rockchip: fix DPHY gate locations on rk3368Heiko Stuebner1-2/+2
2021-02-06clk: rockchip: use clock id for SCLK_VIP_OUT on rk3368Heiko Stuebner1-1/+1
2021-02-06clk: rockchip: add clock id for SCLK_VIP_OUT on rk3368Heiko Stuebner1-0/+1
2021-02-06clk: rockchip: use clock ids for PCLK_DPHYRX and PCLK_DPHYTX0 on rk3368Heiko Stuebner1-2/+2
2021-02-06clk: rockchip: add clock ids for PCLK_DPHYRX and PCLK_DPHYTX0 on rk3368Heiko Stuebner1-0/+2
2021-02-04Merge tag 'clk-imx-5.12' of git://git.kernel.org/pub/scm/linux/kernel/git/sha...Stephen Boyd15-19/+125
2021-02-04Merge tag 'sunxi-clk-for-5.12' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd15-25/+1482
2021-02-04Merge tag 'renesas-clk-for-v5.12-tag2' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd12-264/+406
2021-01-30clk: imx: Move 'imx6sl_set_wait_clk()'s prototype out to accessible headerLee Jones5-1/+18
2021-01-30clk: imx8mn: add clkout1/2 supportLucas Stach2-1/+20
2021-01-30clk: imx8mm: add clkout1/2 supportLucas Stach2-1/+21
2021-01-30clk: imx8mq: add PLL monitor outputLucas Stach2-1/+37
2021-01-29clk: imx: clk-imx31: Remove unused static const table 'uart_clks'Lee Jones1-10/+0