summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2014-05-30ARM: l2c: imx vf610: convert to generic l2c OF initialisationRussell King1-7/+2
2014-05-30ARM: l2c: imx: convert to common l2c310 early resume functionalityRussell King1-21/+3
2014-05-30ARM: l2c: imx: remove direct write to power control registerRussell King1-2/+0
2014-05-30ARM: l2c: highbank: convert to generic l2c OF initialisationRussell King1-6/+3
2014-05-30ARM: l2c: highbank: remove explicit SMI call in L2 cache initialisationRussell King1-3/+1
2014-05-30ARM: l2c: highbank: implement new write_sec methodRussell King1-5/+7
2014-05-30ARM: l2c: exynos: convert to generic l2c OF initialisation (and thereby fix it)Russell King1-6/+2
2014-05-30ARM: l2c: exynos: convert to common l2c310 early resume functionalityRussell King4-42/+2
2014-05-30ARM: l2c: exynos: remove cache size overrideRussell King1-4/+1
2014-05-30ARM: l2c: cns3xxx: remove cache size overrideRussell King1-1/+1
2014-05-30ARM: l2c: berlin: convert to generic l2c OF initialisationRussell King1-11/+6
2014-05-30ARM: l2c: bcm_5301x: convert to generic l2c OF initialisationRussell King1-7/+2
2014-05-30ARM: l2c: provide common PL310 early resume codeRussell King2-1/+59
2014-05-30ARM: l2c: add platform independent core L2 cache OF initialisationRussell King2-0/+15
2014-05-30ARM: l2c: always enable non-secure access to lockdown registersRussell King1-2/+21
2014-05-30ARM: l2c: always enable low power modesRussell King1-0/+12
2014-05-30ARM: l2c: remove platforms/SoCs setting early BRESPRussell King11-20/+19
2014-05-30ARM: l2c: add automatic enable of early BRESPRussell King1-3/+22
2014-05-30ARM: l2c: move L2 cache register saving to a more sensible locationRussell King1-12/+22
2014-05-30ARM: l2c: check that DT files specify the required "cache-unified" propertyRussell King1-0/+4
2014-05-30ARM: l2c: fix register namingRussell King14-95/+118
2014-05-30ARM: l2c: implement L2C-310 erratum 752271 in core L2C codeRussell King1-1/+17
2014-05-30ARM: l2c: provide generic hook to intercept writes to secure registersRussell King2-13/+34
2014-05-30ARM: l2c: move errata configuration options to arch/arm/mm/KconfigRussell King2-51/+51
2014-05-30ARM: l2c: move way size calculation data into l2c_init_dataRussell King1-9/+20
2014-05-30ARM: l2c: add decode for L2C-220 cache waysRussell King1-0/+1
2014-05-30ARM: l2c: move type string into l2c_init_data structureRussell King1-7/+13
2014-05-30ARM: l2c: remove obsolete l2x0 ops for non-OF initRussell King1-206/+0
2014-05-30ARM: l2c: convert Broadcom L2C-310 to new codeRussell King1-16/+11
2014-05-30ARM: l2c: add L2C-220 specific handlersRussell King1-10/+157
2014-05-30ARM: l2c: use L2C-210 handlers for L2C-310 errata-less implementationsRussell King1-22/+36
2014-05-30ARM: l2c: implement L2C-310 erratum 588369 as a method overrideRussell King1-0/+69
2014-05-30ARM: l2c: implement L2C-310 erratum 727915 as a method overrideRussell King1-0/+20
2014-05-30ARM: l2c: add L2C-210 specific handlersRussell King1-1/+122
2014-05-30ARM: l2c: move pl310_set_debug() into l2c-310 codeRussell King1-8/+6
2014-05-30ARM: l2c: simplify l2x0 unlocking codeRussell King1-17/+8
2014-05-30ARM: l2c: clean up save/resume functionsRussell King1-57/+52
2014-05-30ARM: l2c: move and add ARM L2C-2x0/L2C-310 save/resume code to non-OFRussell King1-74/+77
2014-05-30ARM: l2c: clean up L2 cache initialisation messagesRussell King1-3/+4
2014-05-30ARM: l2c: implement fixups for L2 cache controller quirks/errataRussell King1-11/+101
2014-05-30ARM: l2c: move aurora broadcast setup to enable functionRussell King1-13/+15
2014-05-30ARM: l2c: only write the auxiliary control register if requiredRussell King1-1/+3
2014-05-30ARM: l2c: write auxctrl register before unlockingRussell King1-5/+5
2014-05-30ARM: l2c: provide enable methodRussell King1-18/+62
2014-05-30ARM: l2c: group implementation specific code togetherRussell King1-251/+251
2014-05-30ARM: l2c: move l2c save function to __l2c_init()Russell King1-3/+7
2014-05-30ARM: l2c: pass iomem address into data->save functionRussell King1-16/+16
2014-05-30ARM: l2c: clean up OF initialisation a bitRussell King1-26/+40
2014-05-30ARM: l2c: add and use L2C revision constantsRussell King2-11/+21
2014-05-30ARM: l2c: rename cache_wait_way()Russell King1-3/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-12 06:02:22 +0000