summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2015-01-27clk: zynq: Force CPU_2X clock to be ungatedSoren Brinkmann1-0/+1
2015-01-27Merge tag 'sunxi-clocks-for-3.20' of https://git.kernel.org/pub/scm/linux/ker...Michael Turquette18-331/+1092
2015-01-27Merge tag 'v3.20-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/...Michael Turquette2-13/+39
2015-01-27clk: ti: Drop use of clk-private.hStephen Boyd4-3/+4
2015-01-27clk: ux500: Drop use of clk-private.hStephen Boyd2-2/+0
2015-01-27clk: Export phase functionsMaxime Ripard1-0/+2
2015-01-27devicetree: bindings: Document qcom,lccRajendra Nayak1-0/+21
2015-01-27clk: qcom: Add MSM8960/APQ8064 LPASS clock controller (LCC) driverStephen Boyd4-0/+645
2015-01-27clk: qcom: Add IPQ806X LPASS clock controller (LCC) driverRajendra Nayak4-0/+495
2015-01-27dt-bindings: Add #defines for IPQ806x lpass clock controlRajendra Nayak2-1/+30
2015-01-27clk: qcom: Add simple regmap based muxesStephen Boyd3-0/+89
2015-01-27clk: qcom: Add support for regmap divider clocksJosh Cartwright3-0/+100
2015-01-27clk: divider: Make generic for usage elsewhereStephen Boyd2-84/+139
2015-01-27clk: Add __clk_mux_determine_rate_closestStephen Boyd2-10/+45
2015-01-27clk: Fix debugfs clk removal before initedSrinivas Kandagatla1-4/+0
2015-01-27Merge branch 'clk-shmobile-for-3.20' of git://git.kernel.org/pub/scm/linux/ke...Michael Turquette7-8/+384
2015-01-25sunxi: clk: Set sun6i-pll1 n_start = 1Hans de Goede1-0/+1
2015-01-25clk: sunxi: rewrite sun9i_a80_get_pll4_factors()Hans de Goede1-28/+29
2015-01-24Merge branch 'clk-has-parent' into clk-nextMichael Turquette2-0/+47
2015-01-24clk: Introduce clk_has_parent()Thierry Reding2-0/+47
2015-01-22clk: rockchip: add a dummy clock for the watchdog pclk on rk3288Heiko Stuebner1-0/+8
2015-01-22clk: rockchip: add PVTM clocks on rk3288huang lin1-2/+2
2015-01-22clk: rockchip: use the clock ID for usbphy480m_srcKever Yang1-1/+1
2015-01-22Merge branch 'v3.20-clk/new-ids' into v3.20-clk/nextHeiko Stuebner1-0/+4
2015-01-22clk: rockchip: add id for watchdog pclk on rk3288Heiko Stuebner1-0/+1
2015-01-20ARM: clk: add clk-asm9260 driverOleksij Rempel3-0/+446
2015-01-20clk: st: STiH410: Fix pdiv and fdiv divisor when setting ratePeter Griffin1-4/+15
2015-01-20clk: ppc-corenet: rename driver to clk-qoriqTang Yuantian5-12/+13
2015-01-20clock: redefine variable clocks_per_pll as a struct memberTang Yuantian1-7/+15
2015-01-20Merge tag 'for-v3.20-exynos7-clk' of git://linuxtv.org/snawrocki/samsung into...Michael Turquette3-6/+505
2015-01-20clk: ti: Initialize clocks for dm816xTony Lindgren3-8/+55
2015-01-20clk: ti: Add support for FAPLL on dm816xTony Lindgren3-0/+444
2015-01-20clk: Skip fetching index for single parent clocksStephen Boyd1-1/+1
2015-01-20clk-gate: fix bit # check in clk_register_gate()Sergei Shtylyov1-1/+1
2015-01-20clk: ppc-corenet: fix section mismatch warningKevin Hao1-37/+6
2015-01-20powerpc: call of_clk_init() from time_init()Kevin Hao2-6/+10
2015-01-20clk: sunxi: Add driver for A80 MMC config clocks/resetsChen-Yu Tsai3-1/+244
2015-01-19clk: sunxi: Add mod0 and mmc module clock support for A80Chen-Yu Tsai2-2/+37
2015-01-17clk: exynos-audss: Fix memory leak on driver unbind or probe failureKrzysztof Kozlowski1-10/+22
2015-01-17clk: Add clk_unregister_{divider, gate, mux} to close memory leakKrzysztof Kozlowski4-0/+52
2015-01-17clk: TI CDCE706 clock synthesizer driverMax Filippov5-0/+756
2015-01-17clk: fix possible null pointer dereferenceStanimir Varbanov1-1/+1
2015-01-17Revert "clk: ppc-corenet: Fix Section mismatch warning"Kevin Hao1-1/+1
2015-01-17clk: rockchip: fix deadlock possibility in cpuclkHeiko Stübner1-4/+6
2015-01-15clk: samsung: exynos7: add clocks for audio blockPadmavathi Venna3-5/+171
2015-01-15clk: samsung: exynos7: add clocks for SPI blockPadmavathi Venna3-2/+95
2015-01-15clk: samsung: exynos7: add gate clock for DMA blockPadmavathi Venna2-1/+7
2015-01-14clk: sunxi: Add a common setup function for mmc module clocksChen-Yu Tsai1-7/+19
2015-01-14clk: sunxi: Remove custom phase functionMaxime Ripard2-59/+0
2015-01-14mmc: sunxi: Convert MMC driver to the standard clock phase APIMaxime Ripard2-28/+53