summaryrefslogtreecommitdiffstats
path: root/drivers/reset/reset-zynq.c
diff options
context:
space:
mode:
authorYueHaibing <yuehaibing@huawei.com>2019-07-08 15:13:56 +0800
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2019-07-24 11:29:41 +0200
commit3d139703d397f6281368047ba7ad1c8bf95aa8ab (patch)
tree405b2bde6623fe30738dee4018426c45e793b15a /drivers/reset/reset-zynq.c
parent1be8624a0cbef720e8da39a15971e01abffc865b (diff)
downloadlinux-3d139703d397f6281368047ba7ad1c8bf95aa8ab.tar.bz2
fpga-manager: altera-ps-spi: Fix build error
If BITREVERSE is m and FPGA_MGR_ALTERA_PS_SPI is y, build fails: drivers/fpga/altera-ps-spi.o: In function `altera_ps_write': altera-ps-spi.c:(.text+0x4ec): undefined reference to `byte_rev_table' Select BITREVERSE to fix this. Reported-by: Hulk Robot <hulkci@huawei.com> Fixes: fcfe18f885f6 ("fpga-manager: altera-ps-spi: use bitrev8x4") Signed-off-by: YueHaibing <yuehaibing@huawei.com> Cc: stable <stable@vger.kernel.org> Acked-by: Moritz Fischer <mdf@kernel.org> Link: https://lore.kernel.org/r/20190708071356.50928-1-yuehaibing@huawei.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'drivers/reset/reset-zynq.c')
0 files changed, 0 insertions, 0 deletions