summaryrefslogtreecommitdiffstats
path: root/drivers/pci/controller/pcie-rockchip.c
diff options
context:
space:
mode:
authorHou Zhiqiang <Zhiqiang.Hou@nxp.com>2019-07-13 22:11:29 +0800
committerLorenzo Pieralisi <lorenzo.pieralisi@arm.com>2019-08-21 17:40:48 +0100
commitdf901c85cc28b538c62f6bc20b16a8bd05fcb756 (patch)
tree267431ba58f25abe3b7317b53c5593b465dbc2ac /drivers/pci/controller/pcie-rockchip.c
parent5f9e832c137075045d15cd6899ab0505cfb2ca4b (diff)
downloadlinux-df901c85cc28b538c62f6bc20b16a8bd05fcb756.tar.bz2
PCI: mobiveil: Fix the CPU base address setup in inbound window
Current code erroneously sets-up the CPU base address through the parameter 'pci_addr', which is passed to initialize the CPU (AXI) base address of the inbound window where the controller maps the PCI address space into CPU physical address space; furthermore, it also truncates it by programming only the lower 32-bit value into the inbound CPU address register. Fix both issues by introducing a new parameter 'u64 cpu_addr' to initialize both lower 32-bit and upper 32-bit of the CPU physical base address mapping PCI inbound transactions into CPU (AXI) ones. Fixes: 9af6bcb11e12 ("PCI: mobiveil: Add Mobiveil PCIe Host Bridge IP driver") Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Reviewed-by: Minghuan Lian <Minghuan.Lian@nxp.com> Reviewed-by: Subrahmanya Lingappa <l.subrahmanya@mobiveil.co.in>
Diffstat (limited to 'drivers/pci/controller/pcie-rockchip.c')
0 files changed, 0 insertions, 0 deletions