diff options
author | Hariprasad Shenai <hariprasad@chelsio.com> | 2015-08-04 14:36:19 +0530 |
---|---|---|
committer | David S. Miller <davem@davemloft.net> | 2015-08-04 01:24:35 -0700 |
commit | d86bd29e0b31f30d5d85ab21385b59703ecc6464 (patch) | |
tree | 91e4f51e8a64e77249d4424a854201448e65960e /drivers/net/ethernet/chelsio/cxgb4/t4_regs.h | |
parent | bf8ebb67dae0a07db7aebe7a65c178ff24d90842 (diff) | |
download | linux-d86bd29e0b31f30d5d85ab21385b59703ecc6464.tar.bz2 |
cxgb4/cxgb4vf: read the correct bits of PL Who Am I register
Read the correct bits of PL Who Am I for the Source PF field which has
changed in T6
Signed-off-by: Hariprasad Shenai <hariprasad@chelsio.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/ethernet/chelsio/cxgb4/t4_regs.h')
-rw-r--r-- | drivers/net/ethernet/chelsio/cxgb4/t4_regs.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/net/ethernet/chelsio/cxgb4/t4_regs.h b/drivers/net/ethernet/chelsio/cxgb4/t4_regs.h index 13ce018a79ad..e444dc4ebbd8 100644 --- a/drivers/net/ethernet/chelsio/cxgb4/t4_regs.h +++ b/drivers/net/ethernet/chelsio/cxgb4/t4_regs.h @@ -2588,6 +2588,10 @@ #define SOURCEPF_M 0x7U #define SOURCEPF_G(x) (((x) >> SOURCEPF_S) & SOURCEPF_M) +#define T6_SOURCEPF_S 9 +#define T6_SOURCEPF_M 0x7U +#define T6_SOURCEPF_G(x) (((x) >> T6_SOURCEPF_S) & T6_SOURCEPF_M) + #define PL_INT_CAUSE_A 0x1940c #define ULP_TX_S 27 |