summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/atmel-hlcdc
diff options
context:
space:
mode:
authorImre Deak <imre.deak@intel.com>2017-07-11 23:42:35 +0300
committerDaniel Vetter <daniel.vetter@ffwll.ch>2017-07-27 09:38:53 +0200
commitb2891eb2531e5e0d251febd0a395d758111790d4 (patch)
tree122b5d0206a9ce94ffd9a2b5935fadc5371a20bf /drivers/gpu/drm/atmel-hlcdc
parent76347c04d879267839337adc2aea6136b58c2ca7 (diff)
downloadlinux-b2891eb2531e5e0d251febd0a395d758111790d4.tar.bz2
drm/i915/hsw+: Add has_fuses power well attribute
The pattern of a power well backing a set of fuses whose initialization we need to wait for during power well enabling is common to all GEN9+ platforms. Adding support for this to the HSW power well enable helper allows us to use the HSW/BDW power well code for GEN9+ as well in a follow-up patch. v2: - Use an enum for power gates instead of raw numbers. (Ville) Signed-off-by: Imre Deak <imre.deak@intel.com> Reviewed-by: Arkadiusz Hiler <arkadiusz.hiler@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20170711204236.5618-6-imre.deak@intel.com Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/atmel-hlcdc')
0 files changed, 0 insertions, 0 deletions