summaryrefslogtreecommitdiffstats
path: root/arch/um/drivers
diff options
context:
space:
mode:
authorAnson Huang <Anson.Huang@nxp.com>2019-12-11 10:53:36 +0800
committerShawn Guo <shawnguo@kernel.org>2019-12-12 20:38:04 +0800
commit4562fa4c86c92a2df635fe0697c9e06379738741 (patch)
tree24fd39fa96c01a8111a739f5bd66b4196703d11c /arch/um/drivers
parentb3082f1bf8a604c9a0f483b5d6060d7255c2a51b (diff)
downloadlinux-4562fa4c86c92a2df635fe0697c9e06379738741.tar.bz2
ARM: imx: Enable ARM_ERRATA_814220 for i.MX6UL and i.MX7D
ARM_ERRATA_814220 has below description: The v7 ARM states that all cache and branch predictor maintenance operations that do not specify an address execute, relative to each other, in program order. However, because of this erratum, an L2 set/way cache maintenance operation can overtake an L1 set/way cache maintenance operation. This ERRATA only affected the Cortex-A7 and present in r0p2, r0p3, r0p4, r0p5. i.MX6UL and i.MX7D have Cortex-A7 r0p5 inside, need to enable ARM_ERRATA_814220 for proper workaround. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/um/drivers')
0 files changed, 0 insertions, 0 deletions