diff options
author | Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> | 2016-11-05 01:04:32 +0300 |
---|---|---|
committer | Simon Horman <horms+renesas@verge.net.au> | 2016-11-23 20:52:31 +0100 |
commit | e9189e66dbdcd9705697c8b283b5b142b87da9aa (patch) | |
tree | c8090d8f8ab65ca0054bcd6cacdc2a9755c55884 /arch/arm/boot/dts/r8a7745-sk-rzg1e.dts | |
parent | 28c43fbb3ca0a9a8f547aece94dac8d791358444 (diff) | |
download | linux-e9189e66dbdcd9705697c8b283b5b142b87da9aa.tar.bz2 |
ARM: dts: sk-rzg1e: initial device tree
Add the initial device tree for the R8A7745 SoC based SK-RZG1E board.
The board has 1 debug serial port (SCIF2); include support for it,
so that the serial console can work.
Based on the original (and large) patch by Dmitry Shifrin
<dmitry.shifrin@cogentembedded.com>.
Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7745-sk-rzg1e.dts')
-rw-r--r-- | arch/arm/boot/dts/r8a7745-sk-rzg1e.dts | 39 |
1 files changed, 39 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7745-sk-rzg1e.dts b/arch/arm/boot/dts/r8a7745-sk-rzg1e.dts new file mode 100644 index 000000000000..667ec4b259d5 --- /dev/null +++ b/arch/arm/boot/dts/r8a7745-sk-rzg1e.dts @@ -0,0 +1,39 @@ +/* + * Device Tree Source for the SK-RZG1E board + * + * Copyright (C) 2016 Cogent Embedded, Inc. + * + * This file is licensed under the terms of the GNU General Public License + * version 2. This program is licensed "as is" without any warranty of any + * kind, whether express or implied. + */ + +/dts-v1/; +#include "r8a7745.dtsi" + +/ { + model = "SK-RZG1E"; + compatible = "renesas,sk-rzg1e", "renesas,r8a7745"; + + aliases { + serial0 = &scif2; + }; + + chosen { + bootargs = "ignore_loglevel"; + stdout-path = "serial0:115200n8"; + }; + + memory@40000000 { + device_type = "memory"; + reg = <0 0x40000000 0 0x40000000>; + }; +}; + +&extal_clk { + clock-frequency = <20000000>; +}; + +&scif2 { + status = "okay"; +}; |