summaryrefslogtreecommitdiffstats
path: root/Documentation
diff options
context:
space:
mode:
authorMark Rutland <mark.rutland@arm.com>2011-08-17 18:03:17 +0100
committerRussell King <rmk+kernel@arm.linux.org.uk>2011-10-17 09:11:44 +0100
commit8d4e652d1b2539196efaef051956fa29e22e9c10 (patch)
tree5c911a13f90c1a8daa4b7d7526e5dbc7278bd0ba /Documentation
parent74d41f39a9c161cd0434bb13d929d75fc7be75bd (diff)
downloadlinux-8d4e652d1b2539196efaef051956fa29e22e9c10.tar.bz2
ARM: 7023/1: L2x0: Add interrupts property to OF binding
Following the discussion here: http://lists.ozlabs.org/pipermail/devicetree-discuss/2011-August/007301.html The L2x0 L2 Cache Controllers support a combined interrupt line which can be used for several events (e.g. read/write/parity errors on tag/data RAM, event counter increment/overflow). Unfortunately the OF binding added in c519ecf2 ("ARM: 7009/1: l2x0: Add OF based initialization") does not represent the interrupt. This patch adds an "interrupts" property to the L2x0 OF binding, representing the combined interrupt line. Signed-off-by: Mark Rutland <mark.rutland@arm.com> Acked-by: Rob Herring <rob.herring@calxeda.com> Acked-by: Will Deacon <will.deacon@arm.com> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Olof Johansson <olof@lixom.net> Cc: Barry Song <21cnbao@gmail.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'Documentation')
-rw-r--r--Documentation/devicetree/bindings/arm/l2cc.txt2
1 files changed, 2 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/l2cc.txt b/Documentation/devicetree/bindings/arm/l2cc.txt
index f50e021a0998..7ca52161e7ab 100644
--- a/Documentation/devicetree/bindings/arm/l2cc.txt
+++ b/Documentation/devicetree/bindings/arm/l2cc.txt
@@ -28,6 +28,7 @@ Optional properties:
- arm,filter-ranges : <start length> Starting address and length of window to
filter. Addresses in the filter window are directed to the M1 port. Other
addresses will go to the M0 port.
+- interrupts : 1 combined interrupt.
Example:
@@ -39,4 +40,5 @@ L2: cache-controller {
arm,filter-latency = <0x80000000 0x8000000>;
cache-unified;
cache-level = <2>;
+ interrupts = <45>;
};