summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt
diff options
context:
space:
mode:
authorTony Lindgren <tony@atomide.com>2017-08-30 08:19:52 -0700
committerTony Lindgren <tony@atomide.com>2017-09-19 10:30:46 -0700
commitcd57dc5a2099a43c99fb39cb7c953246149db816 (patch)
tree68b5115cb448fa6ba4eb93995d0add5cc1e0b7e0 /Documentation/devicetree/bindings/memory-controllers/ti/emif.txt
parentef90bfb8be2b0f7f1d9308ff3defa1b441c661f9 (diff)
downloadlinux-cd57dc5a2099a43c99fb39cb7c953246149db816.tar.bz2
ARM: dts: Add missing hwmod related nodes for am33xx
On am33xx we're missing the pmu and emif nodes with their related "ti,hwmods" properties that the SoC interconnect code needs. Note that this will only show up as a bug with "doesn't have mpu register target base" boot errors when the legacy platform data is removed. Let's also update the related binding documentation while at it. Cc: Mark Rutland <mark.rutland@arm.com> Acked-by: Rob Herring <robh+dt@kernel.org> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'Documentation/devicetree/bindings/memory-controllers/ti/emif.txt')
-rw-r--r--Documentation/devicetree/bindings/memory-controllers/ti/emif.txt6
1 files changed, 4 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt b/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt
index 0db60470ebb6..fd823d6091b2 100644
--- a/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt
+++ b/Documentation/devicetree/bindings/memory-controllers/ti/emif.txt
@@ -7,8 +7,10 @@ of the EMIF IP and memory parts attached to it.
Required properties:
- compatible : Should be of the form "ti,emif-<ip-rev>" where <ip-rev>
- is the IP revision of the specific EMIF instance.
- For am437x should be ti,emif-am4372.
+ is the IP revision of the specific EMIF instance. For newer controllers,
+ compatible should be one of the following:
+ "ti,emif-am3352"
+ "ti,emif-am4372"
- phy-type : <u32> indicating the DDR phy type. Following are the
allowed values