summaryrefslogtreecommitdiffstats
path: root/drivers/spi/spi-dw-dma.c
AgeCommit message (Expand)AuthorFilesLines
2022-11-16spi: dw-dma: decrease reference count in dw_spi_dma_init_mfld()Xiongfeng Wang1-0/+3
2022-06-27spi: dw: Add deferred DMA-channels setup supportSerge Semin1-7/+18
2021-11-16spi: dw: Put the driver entities naming in orderSerge Semin1-25/+25
2021-11-16spi: dw: Add a symbols namespace for the core moduleSerge Semin1-2/+3
2020-10-08spi: dw: Add generic DW SSI status-check methodSerge Semin1-9/+2
2020-10-08spi: dw: Move num-of retries parameter to the header fileSerge Semin1-3/+2
2020-09-29spi: dw-dma: Add one-by-one SG list entries transferSerge Semin1-1/+136
2020-09-29spi: dw-dma: Pass exact data to the DMA submit and wait methodsSerge Semin1-18/+17
2020-09-29spi: dw-dma: Move DMAC register cleanup to DMA transfer methodSerge Semin1-9/+8
2020-09-29spi: dw-dma: Detach DMA transfer into a dedicated methodSerge Semin1-2/+10
2020-09-29spi: dw-dma: Remove DMA Tx-desc passing aroundSerge Semin1-17/+14
2020-09-29spi: dw-dma: Check DMA Tx-desc submission statusSerge Semin1-2/+18
2020-09-29spi: dw-dma: Move DMA transfers submission to the channels prep methodsSerge Semin1-10/+12
2020-09-29spi: dw-dma: Check rx_buf availability in the xfer methodSerge Semin1-7/+6
2020-09-29spi: dw-dma: Configure the DMA channels in dma_setupSerge Semin1-11/+31
2020-09-29spi: dw-dma: Fail DMA-based transfer if no Tx-buffer specifiedSerge Semin1-14/+13
2020-09-29spi: dw-dma: Set DMA Level registers on initSerge Semin1-15/+13
2020-07-21spi: dw-dma: Fix Tx DMA channel working too fastSerge Semin1-1/+13
2020-05-29spi: dw: Refactor mid_spi_dma_setup() to separate DMA and IRQ configAndy Shevchenko1-6/+6
2020-05-29spi: dw: Make DMA request line assignments explicit for Intel MedfieldAndy Shevchenko1-8/+6
2020-05-29spi: dw: Cleanup generic DW DMA code namingsSerge Semin1-42/+43
2020-05-29spi: dw: Move Non-DMA code to the DW PCIe-SPI driverSerge Semin1-0/+481