/* * HiSilicon SoC Hardware event counters support * * Copyright (C) 2017 Hisilicon Limited * Author: Anurup M * Shaokun Zhang * * This code is based on the uncore PMUs like arm-cci and arm-ccn. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef __HISI_UNCORE_PMU_H__ #define __HISI_UNCORE_PMU_H__ #include #include #include #include #include #undef pr_fmt #define pr_fmt(fmt) "hisi_pmu: " fmt #define HISI_MAX_COUNTERS 0x10 #define to_hisi_pmu(p) (container_of(p, struct hisi_pmu, pmu)) #define HISI_PMU_ATTR(_name, _func, _config) \ (&((struct dev_ext_attribute[]) { \ { __ATTR(_name, 0444, _func, NULL), (void *)_config } \ })[0].attr.attr) #define HISI_PMU_FORMAT_ATTR(_name, _config) \ HISI_PMU_ATTR(_name, hisi_format_sysfs_show, (void *)_config) #define HISI_PMU_EVENT_ATTR(_name, _config) \ HISI_PMU_ATTR(_name, hisi_event_sysfs_show, (unsigned long)_config) struct hisi_pmu; struct hisi_uncore_ops { void (*write_evtype)(struct hisi_pmu *, int, u32); int (*get_event_idx)(struct perf_event *); u64 (*read_counter)(struct hisi_pmu *, struct hw_perf_event *); void (*write_counter)(struct hisi_pmu *, struct hw_perf_event *, u64); void (*enable_counter)(struct hisi_pmu *, struct hw_perf_event *); void (*disable_counter)(struct hisi_pmu *, struct hw_perf_event *); void (*enable_counter_int)(struct hisi_pmu *, struct hw_perf_event *); void (*disable_counter_int)(struct hisi_pmu *, struct hw_perf_event *); void (*start_counters)(struct hisi_pmu *); void (*stop_counters)(struct hisi_pmu *); }; struct hisi_pmu_hwevents { struct perf_event *hw_events[HISI_MAX_COUNTERS]; DECLARE_BITMAP(used_mask, HISI_MAX_COUNTERS); }; /* Generic pmu struct for different pmu types */ struct hisi_pmu { struct pmu pmu; const struct hisi_uncore_ops *ops; struct hisi_pmu_hwevents pmu_events; /* associated_cpus: All CPUs associated with the PMU */ cpumask_t associated_cpus; /* CPU used for counting */ int on_cpu; int irq; struct device *dev; struct hlist_node node; int sccl_id; int ccl_id; void __iomem *base; /* the ID of the PMU modules */ u32 index_id; int num_counters; int counter_bits; /* check event code range */ int check_event; }; int hisi_uncore_pmu_counter_valid(struct hisi_pmu *hisi_pmu, int idx); int hisi_uncore_pmu_get_event_idx(struct perf_event *event); void hisi_uncore_pmu_read(struct perf_event *event); int hisi_uncore_pmu_add(struct perf_event *event, int flags); void hisi_uncore_pmu_del(struct perf_event *event, int flags); void hisi_uncore_pmu_start(struct perf_event *event, int flags); void hisi_uncore_pmu_stop(struct perf_event *event, int flags); void hisi_uncore_pmu_set_event_period(struct perf_event *event); void hisi_uncore_pmu_event_update(struct perf_event *event); int hisi_uncore_pmu_event_init(struct perf_event *event); void hisi_uncore_pmu_enable(struct pmu *pmu); void hisi_uncore_pmu_disable(struct pmu *pmu); ssize_t hisi_event_sysfs_show(struct device *dev, struct device_attribute *attr, char *buf); ssize_t hisi_format_sysfs_show(struct device *dev, struct device_attribute *attr, char *buf); ssize_t hisi_cpumask_sysfs_show(struct device *dev, struct device_attribute *attr, char *buf); int hisi_uncore_pmu_online_cpu(unsigned int cpu, struct hlist_node *node); int hisi_uncore_pmu_offline_cpu(unsigned int cpu, struct hlist_node *node); #endif /* __HISI_UNCORE_PMU_H__ */