summaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk.h
AgeCommit message (Expand)AuthorFilesLines
2013-06-18clk: tegra: T114: add DFLL DVCO reset controlPaul Walmsley1-0/+2
2013-06-18clk: tegra: T114: add FCPU clock shaper programming, needed by the DFLLPaul Walmsley1-0/+4
2013-06-11clk: tegra: Add fields for override bitsPeter De Schrijver1-0/+8
2013-06-11clk: tegra: allow PLL m,n,p init from SoC filesPeter De Schrijver1-12/+20
2013-05-31clk: tegra: Use common of_clk_init functionPrashant Gaikwad1-18/+0
2013-04-04clk: tegra: devicetree match for nvidia,tegra114-carPeter De Schrijver1-0/+6
2013-04-04clk: tegra: Workaround for Tegra114 MSENC problemPeter De Schrijver1-0/+2
2013-04-04clk: tegra: Add flags to tegra_clk_periph()Peter De Schrijver1-3/+6
2013-04-04clk: tegra: Add new fields and PLL types for Tegra114Peter De Schrijver1-1/+49
2013-04-04clk: tegra: move from a lock bit idx to a lock maskPeter De Schrijver1-1/+1
2013-04-04clk: tegra: Add PLL post divider tablePeter De Schrijver1-0/+13
2013-04-04clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLEPeter De Schrijver1-0/+2
2013-04-04clk: tegra: Add TEGRA_PLL_BYPASS flagPeter De Schrijver1-0/+2
2013-04-04clk: tegra: Refactor PLL programming codePeter De Schrijver1-3/+6
2013-04-04clk: tegra: defer application of init tableStephen Warren1-0/+3
2013-03-22clk: add table lookup to muxPeter De Schrijver1-8/+19
2013-01-28clk: tegra: add clock support for Tegra30Prashant Gaikwad1-0/+6
2013-01-28clk: tegra: add clock support for Tegra20Prashant Gaikwad1-0/+6
2013-01-28clk: tegra: add Tegra specific clocksPrashant Gaikwad1-0/+490