summaryrefslogtreecommitdiffstats
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2012-12-19Bury the conditionals from kernel_thread/kernel_execve seriesAl Viro56-89/+0
2012-12-19COMPAT_SYSCALL_DEFINE: infrastructureAl Viro1-0/+3
2012-12-19Merge tag 'xtensa-20121218' of git://github.com/czankel/xtensa-linuxLinus Torvalds80-422/+2096
2012-12-19Merge branch 'x86/nuke386' of git://git.kernel.org/pub/scm/linux/kernel/git/t...Linus Torvalds3-52/+1
2012-12-19Merge tag 'for-linus-20121219' of git://git.infradead.org/linux-mtdLinus Torvalds9-87/+75
2012-12-19ARM: EXYNOS: Avoid passing the clks through platform dataPadmavathi Venna1-12/+0
2012-12-19ARM: S5PV210: Avoid passing the clks through platform dataPadmavathi Venna1-16/+0
2012-12-19ARM: S5P64X0: Add I2S clkdev supportPadmavathi Venna3-47/+75
2012-12-19ARM: S5PC100: Add I2S clkdev supportPadmavathi Venna2-34/+30
2012-12-19ARM: S3C64XX: Add I2S clkdev supportPadmavathi Venna2-60/+77
2012-12-19ARM: EXYNOS: Fix MSHC clocks instance namesDongjin Kim1-2/+2
2012-12-19ARM: EXYNOS: Fix NULL pointer dereference bug in SMDKV310Sachin Kamat1-2/+2
2012-12-19ARM: EXYNOS: Fix NULL pointer dereference bug in SMDK4X12Sachin Kamat1-2/+2
2012-12-19ARM: EXYNOS: Fix NULL pointer dereference bug in OrigenSachin Kamat1-2/+2
2012-12-19Merge tag 'for-v3.8-part2' of git://git.infradead.org/battery-2.6Linus Torvalds1-0/+6
2012-12-19UAPI: (Scripted) Disintegrate arch/m32r/include/asmDavid Howells38-615/+668
2012-12-19UAPI: (Scripted) Disintegrate arch/h8300/include/asmDavid Howells39-546/+595
2012-12-19Merge tag 'modules-next-for-linus' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds12-14/+7
2012-12-19Merge tag 'byteswap-for-linus-20121219' of git://git.infradead.org/users/dwmw...Linus Torvalds1-0/+19
2012-12-18xtensa: don't try to build DTB when OF is disabledMax Filippov2-2/+2
2012-12-18xtensa: set the correct ethernet address for xtfpgaChris Zankel1-2/+34
2012-12-18xtensa: clean up files to make them code-style compliantChris Zankel49-175/+160
2012-12-18xtensa: provide endianness macro for sparseMax Filippov1-0/+7
2012-12-18xtensa: fix RASID SR initializationMax Filippov1-1/+1
2012-12-18xtensa: initialize CPENABLE SR when core has oneMax Filippov1-1/+1
2012-12-18xtensa: reset all timers on initializationMax Filippov1-1/+1
2012-12-18Use for_each_compatible_node() macro.Wei Yongjun1-2/+2
2012-12-18xtensa: add XTFPGA DTSMax Filippov5-0/+122
2012-12-18xtensa: add support for the XTFPGA boardsMax Filippov9-0/+472
2012-12-18xtensa: add device trees supportMax Filippov7-25/+164
2012-12-18xtensa: add IRQ domains supportMax Filippov3-34/+94
2012-12-18xtensa: add U-Boot image support (uImage).Max Filippov2-1/+16
2012-12-18xtensa: clean up boot make rulesMax Filippov3-29/+33
2012-12-18xtensa: fix mb and wmb definitionsMax Filippov1-3/+3
2012-12-18xtensa: add s32c1i-based spinlock implementationsMax Filippov1-1/+187
2012-12-18xtensa: add s32c1i-based bitops implementationsMax Filippov1-1/+126
2012-12-18xtensa: add s32c1i-based atomic ops implementationsMax Filippov2-106/+236
2012-12-18xtensa: add s32c1i sanity checkMax Filippov3-0/+135
2012-12-18xtensa: add trap_set_handler functionMax Filippov2-0/+34
2012-12-18xtensa: initialize atomctl SRMax Filippov2-0/+58
2012-12-18xtensa: save and restore scompare1 SR on kernel entryMax Filippov3-1/+15
2012-12-18xtensa: display s32c1i feature flag in cpuinfoMax Filippov1-0/+3
2012-12-18xtensa: fix CPU cache flags formattingMax Filippov1-3/+3
2012-12-18xtensa: properly fix missing compiler barrier in simcallMax Filippov1-6/+1
2012-12-18xtensa: fix build warning for arch/xtensa/mm/tlb.cMax Filippov1-1/+1
2012-12-18xtensa: provide DMA_ERROR_CODE definitionMax Filippov1-0/+2
2012-12-18xtensa: ISS: add BASE_BAUD definition to serial.hMax Filippov1-0/+15
2012-12-18xtensa: provide proper assembler function boundaries with ENDPROC()Chris Zankel7-25/+147
2012-12-18xtensa: make DoubleExceptionVector literals fit the gapMax Filippov1-4/+10
2012-12-18xtensa: add config option to disable linker relaxationChris Zankel2-2/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 18:05:30 +0000