summaryrefslogtreecommitdiffstats
path: root/mm/sparse-vmemmap.c
diff options
context:
space:
mode:
authorUlf Hansson <ulf.hansson@linaro.org>2018-12-10 17:52:38 +0100
committerUlf Hansson <ulf.hansson@linaro.org>2018-12-17 08:59:42 +0100
commite3ae3401aa19432ee4943eb0bbc2ec704d07d793 (patch)
tree02003b8794bf18b7ede2edc112d05570082d3ee9 /mm/sparse-vmemmap.c
parentba9f39a785a9977e72233000711ef1eb48203551 (diff)
downloadlinux-e3ae3401aa19432ee4943eb0bbc2ec704d07d793.tar.bz2
mmc: core: Use a minimum 1600ms timeout when enabling CACHE ctrl
Some eMMCs from Micron have been reported to need ~800 ms timeout, while enabling the CACHE ctrl after running sudden power failure tests. The needed timeout is greater than what the card specifies as its generic CMD6 timeout, through the EXT_CSD register, hence the problem. Normally we would introduce a card quirk to extend the timeout for these specific Micron cards. However, due to the rather complicated debug process needed to find out the error, let's simply use a minimum timeout of 1600ms, the double of what has been reported, for all cards when enabling CACHE ctrl. Reported-by: Sjoerd Simons <sjoerd.simons@collabora.co.uk> Reported-by: Andreas Dannenberg <dannenberg@ti.com> Reported-by: Faiz Abbas <faiz_abbas@ti.com> Cc: <stable@vger.kernel.org> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Diffstat (limited to 'mm/sparse-vmemmap.c')
0 files changed, 0 insertions, 0 deletions