diff options
author | Fenghua Yu <fenghua.yu@intel.com> | 2016-10-22 06:19:56 -0700 |
---|---|---|
committer | Thomas Gleixner <tglx@linutronix.de> | 2016-10-26 23:12:39 +0200 |
commit | 6b281569df649ed76145c527028fbbe8a32493aa (patch) | |
tree | 0fa253e492569bc656fa21193ef694294b10f0d5 /.gitattributes | |
parent | c1c7c3f9d6bb6999a45f66ea4c6bfbcab87ff34b (diff) | |
download | linux-6b281569df649ed76145c527028fbbe8a32493aa.tar.bz2 |
x86/cqm: Share PQR_ASSOC related data between CQM and CAT
PQR_ASSOC MSR contains the RMID used for preformance monitoring of cache
occupancy and memory bandwidth. The upper 32bit of this MSR contain the
CLOSID for cache allocation. So we need to share the information between
the two facilities.
Move the rdt data structure declaration into the shared header file and
make the per cpu data structure containing the MSR values global.
Signed-off-by: Fenghua Yu <fenghua.yu@intel.com>
Cc: "Ravi V Shankar" <ravi.v.shankar@intel.com>
Cc: "Tony Luck" <tony.luck@intel.com>
Cc: "David Carrillo-Cisneros" <davidcc@google.com>
Cc: "Sai Prakhya" <sai.praneeth.prakhya@intel.com>
Cc: "Peter Zijlstra" <peterz@infradead.org>
Cc: "Stephane Eranian" <eranian@google.com>
Cc: "Dave Hansen" <dave.hansen@intel.com>
Cc: "Shaohua Li" <shli@fb.com>
Cc: "Nilay Vaish" <nilayvaish@gmail.com>
Cc: "Vikas Shivappa" <vikas.shivappa@linux.intel.com>
Cc: "Ingo Molnar" <mingo@elte.hu>
Cc: "Borislav Petkov" <bp@suse.de>
Cc: "H. Peter Anvin" <h.peter.anvin@intel.com>
Link: http://lkml.kernel.org/r/1477142405-32078-10-git-send-email-fenghua.yu@intel.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Diffstat (limited to '.gitattributes')
0 files changed, 0 insertions, 0 deletions